AMS CAD Intern - Bachelors Degree job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job AMS CAD Intern - Bachelors Degree position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. AMS CAD Intern - Bachelors Degree
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact You’ll be joining a small, dynamic team composed of experts in front-end tool support, circuit simulation, and AI methodologies. Our group focuses on advancing design automation by integrating machine learning into simulation workflows. Collaboration is a core value—we frequently engage with global colleagues who specialize in tools, flows, and AI strategies. Interns are welcomed as valuable contributors and will receive mentorship and guidance throughout their experience. What You Can Expect As an intern, you will work closely with a small, collaborative team to develop AI-enhanced tools that support design simulation workflows. This is a hands-on opportunity to gain experience in EDA and AI integration. Key responsibilities include: Writing and testing code in   Python  and   SKILL  to support simulation-related tool development. Participating in regular team meetings to discuss progress, align on goals, and receive mentorship. Assisting in the integration of AI techniques into existing design and simulation flows. Learning and applying best practices in software development and tool automation within a professional engineering environment. This internship offers a unique opportunity to contribute to impactful projects while gaining exposure to cutting-edge technologies in analog design and simulation. What We're Looking For We are seeking a motivated intern pursuing a degree in   Computer Engineering  or   El ectrical Engineering , with a focus on   VLSI design  and a strong interest in   AI/ML applications . Preferred Qualifications: Academic Background : Enrolled in a CE or EE program with coursework in VLSI, analog/digital circuits, and semiconductor fundamentals. Circuit Simulation Experience : Hands-on experience with   Cadence Virtuoso ADE  and   Spectre  for circuit simulation and analysis. Programming & Scripting : Proficient in   Python ,   C/C++ , and optionally   SKILL . Familiar with development environments such as   PyCharm  or   VSCode . AI/ML Exposure : Demonstrated interest in   AI/ML , with experience building applications or models. Understanding of basic ML workflows and tools (e.g., scikit-learn, TensorFlow, PyTorch). Custom IC Layout : Basic knowledge of analog/custom layout principles. CAD Tools : Exposure to EDA tools and flows. Linux Proficiency : Comfortable working in a Linux-based development environment. Communication Skills : Strong written and verbal communication in English. Experience integrating AI/ML into design automation or simulation workflows. Familiarity with data analysis or visualization tools. Expected Base Pay Range (USD) 27 - 55, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Embedded Software Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Sr. Staff Optical Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Optical Modeling Architect Applicants are expected to have a solid experience in handling Job related tasks
Software/Firmware Engineer (Senior Staff/Principal) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Systems Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks