Analog Intern - PhD job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Analog Intern - PhD
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Our team is an experienced group of analog and mixed signal engineers that work on ADC based analog fronts and provide stand alone IPs that cover multiple applications in support of all business units. We are currently focused on the development of cutting edge ADC based SerDes IPs for high speed electrical connectivity. What You Can Expect •    Design high performance analog and mixed signal circuits for today’s highly sophisticated CMOS transceiver products in wireline applications, using state-of-the-art deep sub-micron CMOS technologies. •    Responsible for investigating and implementing  circuits such as PLL, DLL, ADC, Regulators, amplifiers, etc. •    Evaluate new implementation methodologies to meet required performance (area/power) targets. •    Responsible for efficient verification of design using simulation tools such as Hspice, Cadence, Matlab, etc.. with the aid of scripting for data collection and organization. •    Responsible for layout directly or guide layout engineer to correctly implement circuit design. •    Document design work and generate design related documents such as application specifications. •    Work in the lab independently or with test engineer to test, characterize and validate designs. What We're Looking For •    Strong knowledge on the deep sub-micron CMOS technologies •    Experience in designing mixed signal circuits including ADCs, DACs, PLLs,Filters, Bandgap bias circuits, regulators, and other analog circuits. •    Knowledge and Experience on low power and high speed design techniques. •    Excellent problem solving and analytical skills are essential. •    Strong knowledge on IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc •    Lab testing skills to evaluate the prototype unit to the design specification. •    Motivated to carry out a wide variety of tasks with clear communication and presentation skills in a dynamic team environment. Expected Base Pay Range (USD) 31 - 61, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SC1

Other Ai Matches

Principal Supply Chain Program Manager - Design Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Management Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager Firmware Development Applicants are expected to have a solid experience in handling Job related tasks
AI Platform Engineer Intern (Agentic) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Manager Custom Cloud Solutions Silicon/Semiconductor IP Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Security Developer (C, Linux, System Security, Embedded programming) Applicants are expected to have a solid experience in handling Linux, System Security, Embedded programming) related tasks
Senior Principal Software Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Staff/Sr. Staff Field Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks