Senior Principal Applications Engineering - Network Validation job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Senior Principal Applications Engineering - Network Validation
Experience: 15-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The existing and upcoming megatrends of cloud services, video streaming, and AI/ML among others, are driving the relentless demand for higher bandwidth, lower power and smaller footprint. Marvell offers a field proven solution for high-speed optical interconnects and transceivers that are utilized for a wide array of enterprise, carrier, small medium business, industrial and cloud data center applications. What You Can Expect In this role, you will: Customer Support: Proactively and efficiently support Marvell's Optical PAM4 DSP products, acting as the primary technical interface between customers and Marvell's engineering teams to resolve technical issues Issue Resolution: Own and drive customer issues to resolution, collaborating with Field Application Engineers (FAEs) and Product Line Managers (PLMs) to gather and communicate customer needs to marketing and engineering teams Design Collaboration: Review customer designs utilizing Marvell ODSP products, providing guidance to ensure optimal integration and performance within their platforms.​ Feature Evaluation: Evaluate hardware and software features from DSPs and develop implementation plans for qualification and testing.​ Test Plan Development: Collaborate with vendors and manufacturers to define and develop test plans for Optical Modules and PHY chips, ensuring compliance with industry standards and performance expectations.​ Automation and Qualification: Automate optical test plans and qualify optical modules from various vendors with different switches, enhancing efficiency and reliability in validation processes What We're Looking For Educational Background: Bachelor’s degree in Computer Science, Electrical Engineering, or related fields with 15+ years of related professional experience; OR Master’s degree with 10+ years of experience; OR PhD with 8+ years of experience.​ Technical Expertise: Good understanding of digital signal processing (DSP), analog circuits, and system hardware Lab experience with PAM4 SerDes TX and RX validation is preferred.​ Hands-on experience in network environments, with a minimum of 2+ years.​ Experience with transceivers and familiarity with IEEE standards, with at least 1+ year of experience.​ Proficiency in networking protocols and technologies, with a minimum of 1+ year of experience.​ Experience in developing test scripts for validation and characterization, with at least 1+ year of experience.​ Communication Skills: Strong verbal and written communication skills, with the ability to effectively convey complex technical information to diverse audiences.​ Programming Skills: Knowledge in C and/or Python is a plus.​ Additional Requirements: Occasional travel is required (approximately 5%, both domestic and international).​ Expected Base Pay Range (USD) 164,650 - 246,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-NF1

Other Ai Matches

Embedded Software Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Sr. Staff Optical Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Optical Modeling Architect Applicants are expected to have a solid experience in handling Job related tasks
Software/Firmware Engineer (Senior Staff/Principal) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Systems Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks