Hardware Design Intern - Bachelor's Degree job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Hardware Design Intern - Bachelor's Degree
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s Central Engineering is the center hub providing IP to be used by all the other business units including Automotive, Security, Custom Computing, Storage and Networking. You’ll be part of the printed circuit board (PCB) engineering team designing Hardware for many different projects at Marvell. Additionally, Marvell is developing state of the art complex chips and hardware for Data Center applications, and you will be exposed to leading edge technologies and have the opportunity be part of this high growth and innovative environment. What You Can Expect Assist in PCB Circuit level design, schematic capture and layout review, component selection.   FPGA design and coding using Verilog and programmable CPU coding using python. Work hands-on in the lab to do IC testing and PCB circuit board testing and collect measurements data using Oscilloscope and network analyser.    Write test scripts using tools like Python or PERL to configure test cases and collect performance data for analysis.   Perform PCB assembly, rework and engineering Inventory Management and tracking tasks. Prepare presentations and reports to communicate progress and findings to the team. What We're Looking For Currently pursuing a bachelor's degree in Computer Engineering, Electrical Engineering, or other related technical fields with an anticipated graduation date between Winter 2026 and Spring 2027 Strong fundamentals in high-speed digital, EM and Transmission line theory and analog circuit analysis Basic Knowledge and understanding of programing language such as C, Verilog, Python or PERL Basic knowledge and some hands-on experience of lab test equipment such oscilloscope, network analyzer, data analyzers Solid understanding of computer systems and networks architectures Proficient in Microsoft office Excel, Word, PowerPoint tools Ability to have effective written and verbal communication skills Experience in Spice circuit simulator and Xilinx FPGA compiler tools is a plus Expected Base Pay Range (USD) 27 - 53, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-JY1

Other Ai Matches

Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager, AMS Layout Applicants are expected to have a solid experience in handling AMS Layout related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Supply Chain Analyst Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices Applicants are expected to have a solid experience in handling Product Security - Silicon Compute & Connectivity Devices related tasks
Applied Machine Learning Scientist Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Design Verification, Senior Staff Engineer Applicants are expected to have a solid experience in handling Senior Staff Engineer related tasks
AMS Verification Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital Design Engineer – Wireline PHYs Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks