SOC Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job SOC Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. SOC Design Engineer
Experience: 2-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Westborough, MA, United States Of America
loacation Westborough, M..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Custom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex System-on-Chip (SOCs), from architecture and design all the way through layout, packaging, prototype validation and production ramp up. The SOC Design team is a critical part of this group, responsible for building the most complex SOCs, integrating both internal and external IPs and driving a high quality design tape-out for the CCS products. As part of SOC Design team, you will play a key role in building complex multi-chiplet SOCs for CCS product portfolio. What You Can Expect Work with SOC Integration team to integrate internal and external IP blocks at the chip level. Collaborate with cross-disciplinary team including architecture,  physical design, chip and block level verification, Design for Test, and packaging to meet all requirements to tape-out a high quality, zero-defect product. Use both industry and internal EDA tools to run functional simulations, gate-level simulations, code quality checks, and CDC at the chip level. Lead design effort for internally developed processor IP blocks to meet specific architectural needs.  Work closely with verification and implementation teams to meet product requirements. Deliver micro-architectural specifications for these designs. Utilize and participate in the development of automation tools to accelerate the pace of development.  Leverage next-generation AI tools to enhance existing work flows What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 2+ years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields and 1+ years of related professional experience Relevant experience in design engineering with focus on SOC design, integration and verification. Strong experience in coding in scripting languages like Perl, Python, Tcl & UNIX Shell etc Hands on experience with RTL Coding and methodologies, IP integration flows, design quality tools . Hands on experience in one or more areas of SOC design components and interconnects, including clock, reset, design-for-test and design-for-debug features, IP integration and boot and security requirements Working knowledge in one or more of the following: Processor architecture, IO protocols (PCIe, CXL, Ethernet) and memory technologies interfaces (DDR, HBM) Experience in working with cross-functional teams across multiple geographies Expected Base Pay Range (USD) 100,400 - 148,630, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SA1

Other Ai Matches

Senior Staff Post-Silicon Validation Engineer, High Speed SERDES Applicants are expected to have a solid experience in handling High Speed SERDES related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Engineer, Design For Test Applicants are expected to have a solid experience in handling Design For Test related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Mixed Signal IC Design Applicants are expected to have a solid experience in handling Analog Mixed Signal IC Design related tasks
Advanced Package Technology Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff/ Senior Staff QA Engineer (Storage, CXL, PCIE) Applicants are expected to have a solid experience in handling CXL, PCIE) related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
DSP Custom Digital Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff STA CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Research Intern – Signal Integrity & Packaging Design - Masters Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Sr. Director, Market Development Applicants are expected to have a solid experience in handling Market Development related tasks