DSP Custom Digital Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Argentina Tag: Job DSP Custom Digital Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. DSP Custom Digital Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Cordoba, Argentina, Argentina
loacation Cordoba, Argen..........Argentina

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Our Coherent DSP (CDSP) team develops advanced SoCs powering next generation coherent optical communication systems. These SoCs integrate complex DSP pipelines for high speed data transmission. Within this context, our Custom Digital Design group focuses on specialized custom IP that delivers significant power and area savings compared to RTL implementations. This work is critical to achieving the energy efficiency and performance targets of our coherent DSP solutions. What You Can Expect Partner with SoC/DSP architects to identify power‑critical blocks  for custom implementation and define partitioning  that maximizes PPA benefits. Own portions of the custom IP design and verification flow : floorplanning, schematic/layout co‑optimization, characterization, views, and sign‑off. Apply advanced custom‑digital techniques  to achieve best‑in‑class PPA on coherent DSP datapaths (e.g., FIR/equalization, resampling, gain/DC handling). Support integration into the SoC flow : timing closure, EM/IR, DFT  (scan at interface, LBIST in wrapper), and silicon bring‑up. Develop automation  (TCL, Python, shell) for netlist analysis, characterization, and collateral generation. Structured training will be provided  across analog design , digital design , and custom layout , including CAD flows , SPICE/ Fast-SPICE simulation , timing/EMIR fundamentals, and our end-to-end custom digital design & verification flow. Collaborate with global teams  while building the Argentina  design hub for coherent DSP. Key Techniques & Methodologies Layout‑Aware Optimization : Communication‑driven floorplanning to minimize critical interconnect and power hotspots. Custom Cells : Application‑specific cells for better PPA than generic gates. Flow & Tools : Full sign‑off flow including STA, EM/IR, parasitic extraction, and SPICE/Fast‑SPICE validation What We're Looking For BSc/MSc  in Electrical/Computer Engineering or related field. Experience in PCB design and CAD tools  (required). Experience with SPICE tools and analog design & IC layout  (required). Basic knowledge of digital design and DSP fundamentals  (nice to have, not mandatory). Familiarity with EDA flows for timing, physical verification, and EM/IR is a plus. Proficiency in TCL/Python/shell  for design automation. Proficient in English (both spoken and written) and possessing strong teamwork/communication skills. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MFBJ

Other Ai Matches

Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Hardware Engineer, Optics Applicants are expected to have a solid experience in handling Optics related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Principal/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
SEV Validation Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Information Technology Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
System Engineer Intern (Optical DSP) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Design Verification (Senior to Staff Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
SERDES Validation Director Applicants are expected to have a solid experience in handling Job related tasks
Design Verification - Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Quality Assurance (Cryptography, Cloud HSM, C/Python automation, KMS) Applicants are expected to have a solid experience in handling Quality Assurance (Cryptography, Cloud HSM, C/Python automation, KMS) related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Signal Integrity Engineer Intern (Cloud Platform Optics) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks