Architecture DSP Intern - PhD job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Architecture DSP Intern - PhD position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Architecture DSP Intern - PhD
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Join Marvell’s Storage DSP team, where we design cutting-edge digital signal processing solutions for next-generation data storage systems. Our work spans equalization, error-control coding, detection, and machine learning. As an intern, you’ll collaborate with DSP experts pushing the boundaries of innovation. This internship offers hands-on experience in industry, skill development aligned with your academic goals, and the potential to publish research based on your work (subject to corporate approval). What You Can Expect Work alongside senior engineers to research and develop algorithms in digital communications, signal processing, error-control coding, and detection/estimation theory.  Contribute to simulation and modeling using tools such as MATLAB, Python, or C/C++ to assess system performance and validate design concepts.  Explore and implement advanced techniques, including machine learning, adaptive filtering, and clock recovery.  What We're Looking For Currently pursuing an MS or PhD degree in Computer Science, Electrical Engineering, or a related technical field.  Strong foundation in probability theory, detection and estimation, digital communications, DSP, or error-control coding.  Excellent analytical and problem-solving skills.  Proficiency in programming with C/C++, MATLAB, or Python.  Prior industry experience is not required.  Expected Base Pay Range (USD) 29 - 57, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff to Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Sales Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks