Senior Staff Silicon Photonics Packaging Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Singapore Tag: Job Senior Staff Silicon Photonics Packaging Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Silicon Photonics Packaging Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Singapore, Singapore
loacation Singapore....Singapore

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell is the leader in data movement interconnects between and inside data centers. We move big data fast, around the globe, with high quality and reliability. We offer semiconductor components and optical subsystems to our networking original equipment manufacturer (OEM), optical module, cloud and telecom service provider customers. What You Can Expect Develop photonics IC (PIC) and electronics IC (EIC) co-design flow. Define PIC and EIC IO pad frame and 2.5D interposer floor plan. Lead PIC and EIC interconnect schematic and layout design process.   Define PIC and EIC hybrid integration packaging design rules, process flow, and material sets. Lead optical package development to establish package manufacturability and reliability. Collaborate with cross-functional teams consisting of Digital and Analog Circuit designers, Signal/Power Integrity, and substrate layout, and system design team. Drive optical product package qualification activities from initial concept to production. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5+ years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3+ years of experience, Expertise in designing hybrid multi-chip integration using 2.5D/3D packaging. Direct experience in Si Photonics based packaging design is a plus. Experience in layout desig tools for ICs and or packaging, and 2.5D/3D EM simulation tools such as HFSS, SI-Wave, Momentum, IE3D, CST, PowerSI. Device or package characterization and testing as required in the development environment. High speed testing background is preferred.  A strong understanding of wafer level packaging process flow.   Direct experience in collaborating with major OSAT for developing advanced packaging technology for high-speed optics and/or electronics IC is a plus. Ability to work with a large body of data and the necessary statistical analysis tools, and the ability to present the data and ideas to a diverse audience. Effective communication and presentation Team player. Expected to work with cross-functional team. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-VL1

Other Ai Matches

Senior Staff Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Information Technology Applicants are expected to have a solid experience in handling Job related tasks
Design Verification, Senior Staff Engineer Applicants are expected to have a solid experience in handling Senior Staff Engineer related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
System Engineer Intern (Optical DSP) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Silicon Photonics Packaging Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
DFT - Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Center Networking Software Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Kinaxis Solution Architect Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Director, SOC Design Applicants are expected to have a solid experience in handling SOC Design related tasks
Physical Design Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
FEC/DSP Architecture Engineer Applicants are expected to have a solid experience in handling Job related tasks