Senior Staff Design, Mixed-Signal Design job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Mixed-Signal Design Senior Staff Design, Mixed-Signal Design position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Design, Mixed-Signal Design
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Mixed-Signal Design

Copy Link Report
degreeOND
loacation Irvine, CA, United States Of America
loacation Irvine, CA....United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Senior Staff Mixed-Signal Design Engineer or Scientist at Marvell, you will be part of our Central Engineering organization, driving innovation at the intersection of integrated circuits (IC) and artificial intelligence (AI). You’ll join a fast-growing multi-disciplinary engineering team that plays a critical role in shaping the company’s technology roadmap and delivering core solutions to our world-leading businesses. This is an opportunity to work on cutting-edge design projects that span from advanced product development to pioneering R&D. At Marvell, you’ll find the perfect balance of scale and agility—large enough to provide breadth across multiple engineering disciplines, yet nimble enough to give you the freedom to explore laterally across functions or dive deep into specialized areas. Whether your interests lie in analog IC design, AI hardware and tools, or the integration of both, you’ll be empowered to make a lasting impact on the future of our technologies and industries. What You Can Expect Marvell is seeking a Senior Mixed-Signal Design Engineer with strong foundations in analog/mixed-signal ICs and/or computer science and systems to help drive the next generation of connectivity solutions that power today’s AI infrastructure. This is a unique role that values both depth and breadth—ideal for engineers who excel in one domain but are eager to grow into others. As part of our Central Engineering organization, you will have the opportunity to work on cutting-edge technologies spanning IC design, advanced packaging, system-level integration, and AI-enabled workflows. Candidates are expected to contribute in one or more of the following areas, with the flexibility and ambition to expand across disciplines over time: Circuit Design & R&D : Develop high-performance mixed-signal circuits for core products and research initiatives, including optics, CMOS technologies, and advanced packaging. System-Level Engineering : Contribute to algorithms, hardware calibration, workflow automation, and optimization; build and fine-tune deep learning models; and ensure quality assurance of deployed systems. Cross-Disciplinary Collaboration : Work closely with teams across hardware, software, and systems to deliver integrated solutions that enable world-class connectivity for modern AI applications. Why Join Us At Marvell , you’ll be part of a team that sits at the intersection of analog design, systems engineering, and AI innovation. We combine the agility of a fast-growing engineering group with the scale and impact of a global technology leader. Here, you’ll have the freedom to explore across disciplines—from transistor-level design to system algorithms and deep learning—while contributing directly to the technologies that shape tomorrow’s infrastructure. If you’re looking for a place to push boundaries, grow your expertise, and make a meaningful impact on industries worldwide, Marvell offers the platform to do it. What We're Looking For Qualifications Education : MSc/PhD in Electrical Engineering with a focus on high-performance analog/mixed-signal IC design, or MSc/PhD in Computer Science/AI with a solid foundation in electronics and IC fundamentals; 2–3 years of relevant experience (industry or academic research). Proven track record in at least one of the following: Full-cycle IC design (including tape-out and lab evaluation), or Development and deployment of deep learning systems (during graduate research or industry work). Hands-on expertise with Tapeout process, EDA/CAD tools for IC design, and/or modern software frameworks for AI and system development. Lab skills : Measuring IC performance, debugging, and correlating simulation with silicon results. Strong fundamentals in at least one domain, with the ability to bridge into others: Transistor-level analog design System-level design, calibration, and convex optimization Deep learning architectures and training systems Device physics Control theory and feedback loop stability analysis   Preferred Experience Direct project experience in one or more of the following areas: High-precision analog circuits (e.g., regulators, current sensors, bandgaps, DACs/ADCs) Control theory, loop design, convex optimization, or hardware calibration Deep learning model development or fine-tuning (CNNs, GNNs, RNNs, LLMs, etc.) RF and high-speed (10GHz+) circuit/system challenges Exposure to package–system integration and technology trade-offs (SiGe BiCMOS a plus).   Soft Skills Collaborative team player with the ability to work across disciplines. Strong communication, presentation, and documentation skills. Expected Base Pay Range (USD) 141,900 - 210,010, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TD1

Other Ai Matches

Director of Product Management - AI Infrastructure/System Security Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Benefits Operations Specialist – Americas Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Package Engineering Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design (Senior to Senior Staff level) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Automation Engineer ( Python, CI/CD pipelines, Py-Test, Unit-Test ) Applicants are expected to have a solid experience in handling CI/CD pipelines, Py-Test, Unit-Test ) related tasks
Senior Staff Digital IC Designer Applicants are expected to have a solid experience in handling Job related tasks
ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks