Senior Principal Memory Architect job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Principal Memory Architect position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Principal Memory Architect
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeAssociate
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Custom Cloud Solutions (CCS) Architecture team is at the forefront of designing and delivering Marvell’s next-generation custom silicon for the world’s most advanced cloud and AI data centers. This group defines the product and technology vision for custom compute ASICs, collaborating closely with top hyperscalers, system architects, and Marvell’s internal design, IP, and technology teams. As a Senior Principal Memory Architect, you will play a key role in defining and delivering memory subsystem solutions that power cutting-edge data center architectures. Your work will directly shape Marvell’s leadership in memory innovation across AI, HPC, and cloud workloads. What You Can Expect Architect high-performance HBM/DDR memory subsystems  for Marvell’s custom compute products, including developing specifications, performance models, and product requirements. Define and evolve Marvell’s memory controller architecture strategy and roadmap , partnering with customers and internal teams to deliver optimal solutions for next-generation workloads. Drive micro-architecture development , design specifications, and verification plans in close collaboration with RTL, physical design, and validation teams. Develop system-level models  to evaluate and optimize performance (throughput, latency, QoS, power, area) across multiple design options. Collaborate cross-functionally with hardware, firmware, and validation organizations to ensure end-to-end product quality, performance, and reliability . Lead innovation initiatives  around memory subsystem architecture, including ECC, RAS, and reliability improvements for server-class products. Represent Marvell in technical discussions with customers and ecosystem partners , influencing industry direction and technical decisions. On-site requirement:  This role is 100% in-office at our Santa Clara, Irvine or Boise locations five days per week (no remote or hybrid work option). What We're Looking For Education: Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field and 15+ years  of relevant experience, or Master’s/PhD with 8+ years  of experience in memory architecture or system design. Technical Expertise: Deep understanding of DDR/HBM memory subsystem architecture  for data center compute, AI, or XPU systems. Proven experience designing or specifying HBM/DDR memory controllers  and associated subsystems. Strong familiarity with JEDEC standards  (HBM 3/4 , DDR4/5, LPDDR5/5X/6) and related memory interface technologies. Experience with system modeling and performance analysis  tools for evaluating memory system trade-offs. Demonstrated experience developing ECC, RAS, and reliability features  for server or high-performance SoC designs. Soft Skills: Strong analytical and conceptual thinking with a track record of innovation. Excellent communication skills and the ability to collaborate effectively across global, multi-disciplinary teams. Passion for architecting memory solutions that redefine performance and efficiency  in data center computing Expected Base Pay Range (USD) 177,380 - 265,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package including a base and bonus.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-JS22

Other Ai Matches

Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Design Verification Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Staff Software & AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Signal Integrity Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Switch Architect Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Of Engineering Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Director of Supply Chain Planning - Assembly & Test Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks