Principal Signal Integrity Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Principal Signal Integrity Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Principal Signal Integrity Engineer
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact In this position you’ll be a member of the Data Centre Custom Compute Group - DCE CCS BU in Marvell. You’ll be part of the Signal integrity Team designing high performance hardware for the industry leading DCE-CCS-BU SoC products targeted for Datacenter, Storage and AI applications. Marvell Data Centre Custom Compute Group -DCE CCS BU has been at the forefront of developing and delivering leading-edge, high-performance data processing silicon platforms. By delivering a stream of technical innovations through a diverse set of fast‐growing product lines, Marvell technology is powering the next‐generation data processing and workload acceleration platforms for the Carrier, Cloud/Enterprise and Automotive Compute market segments. The team focusses on the Custom ASIC business, Cloud AI solutions & Enterprise/Career solutions including the CXL product line. What You Can Expect Engage with Hardware Engineering, Package Design and SoC Design Teams to define the SI/PI requirements and dependencies with support. Perform pre-layout simulations and generate layout guidelines and checklists. Review schematics for the hardware and analyse the feasibility of hardware. Review design and guide PCB layout team for placement and layout for first-time-right design. Perform SI/PI simulation for the hardware and deliver error free reports. Measure fabricated PCBs and perform correlation between simulation and measured results. What We're Looking For Bachelor’s degree in Electrical Engineering and 12+ years of related professional experience or Master’s/PhD in Electrical Engineering with 10+ years of experience. Strong fundamentals in EM, transmission lines and microwave theory Experience in using 2-D and 3-D EM simulation tools such as Ansys HFSS, SI-Wave, Cadence Clarity, PowerSI. Experience on any of the schematic and layout tools - Cadence Allegro, Mentor Expedition, Orcad Ability to manage hardware development involving various cross functional teams like HW Design, PCB layout, Hardware assembly, IC packaging teams, Analog and Digital designers, marketing and PCB Fab vendors. Ability to automate the SI, PI and Packaging activities using scripting tools like Python, TCL. Power plane design, modeling and analysis using tools like PowerSI, Power DC, SIwave Working knowledge of circuit analysis tools: ADS, HSpice Frequency domain and time domain knowledge of high speed signaling Familiarity with PCB technologies, DFM, DFA, materials, stackup design rules and assembly rules Prior hands-on experience of reviewing Hardware Schematics and PCB layout on industry standard tools. Understanding, debugging and simulations of hardware design Experience with VNA and TDR measurements for PCB characterization would be a plus. Track record of new product introduction from concept, through development and production is a plus. Knowledge of the thermal analysis of the PCB hardware is a plus. Experience with channel simulations using MATLAB or ADS or other tools is a plus. Strong communication, presentation, and documentation skills, team player Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-CP1

Other Ai Matches

Senior Principal Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Staff related tasks
Senior Principal Technical Program Manager - AI Custom Silicon Solutions Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Regional IT Service Delivery Engineer (Staff Professional) Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Analog Mixed-Signal Design Engineer - RF/TIA/SiGe/CMOS Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Analog/Mixed-Signal IC & AI Systems R&D Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Architecture Validation (L2, L3, Python automation, Device modeling) Applicants are expected to have a solid experience in handling L3, Python automation, Device modeling) related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks