Sr. Principal Engineer, Advanced Packaging job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Advanced Packaging Sr. Principal Engineer, Advanced Packaging position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Sr. Principal Engineer, Advanced Packaging
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Advanced Packaging

Copy Link Report
degreeOND
loacation Westlake Village, CA, United States Of America
loacation Westlake Villa..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Marvell Advanced Packaging team is responsible for package design and technology development to meet the electrical, mechanical, thermal and system requirements for the next generation high performance computing (HPC), Artificial Intelligence (AI) and networking solutions. The group focuses on signal integrity, power integrity, thermal integrity, mechanical integrity, high speed signaling and complex power delivery networks (PDNs) requiring innovative and custom solutions to meet constantly evolving customer needs. Many of the new designs require multi-chip, multiple component configurations involving, but not limited to, 2.5D and 3D packages, Co-packaged copper or optics and advanced substrates. Marvell has partnered with the world's leading manufacturers to solve our customer’s most challenging designs and integrations with industry-leading packaging technologies What You Can Expect Lead the development and optimization of advanced packaging solutions, including 2.5D/3D architectures (e.g., CoWoS, EMIB, CPO, CPC). Evaluate package and PCB designs to meet challenging electrical requirements. Collaborate closely with physical design and IP teams to optimize electrical performance. Execute SI/PI simulations and sign-off using industry-standard EDA tools. Define and drive strategic packaging initiatives aligned with Marvell’s technology roadmap. Lead design and development efforts for optoelectronic packaging, including integration of photonic components and co-design with electrical interconnects. Mentor engineers and foster a culture of innovation and knowledge sharing. Engage with cross-functional teams and external partners to influence design and manufacturing strategies. Manage package design and development programs involving global, cross-functional teams. What We're Looking For We are seeking a Senior Principal Engineer with deep expertise in advanced package technology, including signal integrity (SI), power integrity (PI), and high-performance packaging architectures. This role is ideal for a technical leader who thrives in complex design environments and is passionate about driving innovation in packaging and interconnect technologies. The ideal candidate will also have hands-on experience in the design and development of optoelectronic packaging, including integration of photonic components and high-speed electrical interfaces. This position offers significant opportunities for growth, including leading strategic packaging initiatives, mentoring engineering talent, and influencing Marvell’s technology roadmap. Leadership experience, either as a people manager or technical lead is a strong plus. Other Qualifications Bachelor’s degree in Electrical Engineering or related field with 15+ years of experience in package design, or Master’s/PhD with 10+/8+ years of relevant experience. Proven expertise in SI/PI fundamentals and simulation methodologies. Experience with EDA tools such as Ansys HFSS, Keysight ADS, Cadence Sigrity, PowerSI, SIwave. Familiarity with packaging technologies, substrate design rules, materials, and assembly processes. Strong understanding of circuit extraction and simulation workflows. Experience in optoelectronic packaging design and development, including photonic-electronic integration. Ability to perform routing feasibility studies using tools like Cadence APD or PCB Editor. Excellent communication, presentation, and documentation skills. Ability to work effectively across geographies and time zones. Expected Base Pay Range (USD) 170,800 - 252,750, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MM1

Other Ai Matches

Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineer Intern - MASTER'S Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Signal Processing (DSP) Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Director Product Management - IP Customer Offering / Custom Silicon/Semiconductor Solutions Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Quality Systems Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Engineering Program Manager / Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Hardware Design Applicants are expected to have a solid experience in handling Hardware Design related tasks
Senior Staff Product Engineer, Optical Packaging Applicants are expected to have a solid experience in handling Optical Packaging related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware/Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Hardware Systems & Silicon Validation Applicants are expected to have a solid experience in handling Hardware Systems & Silicon Validation related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Product Marketing Director Applicants are expected to have a solid experience in handling Job related tasks