Senior Principal Digital IC Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Principal Digital IC Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Principal Digital IC Design Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Senior Principal Digital IC Design Engineer at Marvell, you will be part of the DCE – Connectivity Business Group, contributing to the development of cutting-edge hardware solutions. As a member of our R&D team, you’ll play a pivotal role in designing and implementing world-class ASICs that power products for industry-leading customers. This is an opportunity to collaborate with top-tier technologists and grow your career in an environment that values innovation, transparency, and execution. What You Can Expect Collaborate with systems and architecture teams to define SoC-level specifications , including performance, power, area, and feature requirements. Translate high-level product requirements into detailed micro-architecture specifications for subsystems and IP blocks. Lead RTL development and integration , ensuring modularity, reusability, and compliance with design guidelines. Create modular and reusable design components to support scalable and maintainable architectures. Partner with DV teams to define and review verification plans , including functional, coverage-driven, and power-aware strategies. Support pre-silicon bring-up activities , including FPGA prototyping and emulation. Support post-silicon validation , working closely with lab teams to resolve complex issues and validate performance targets. Conduct detailed design reviews with cross-functional teams and contribute to the continuous improvement of design and verification methodologies. Supervise and mentor junior digital design engineers , providing technical leadership and guidance. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering, or related fields with 15+ years of professional experience , or Master’s/PhD in Computer Science, Electrical Engineering, or related fields with 10+ years of experience . Minimum of 10 years of industry experience in developing, implementing, and testing high-performance communications ASIC products. Extensive experience in RTL design , including verification, synthesis, and timing closure. Strong background in embedded microcontroller systems . Proficiency with UNIX-based EDA tools (e.g., VCS, PrimeTime, Design Compiler, CDC) and deep understanding of ASIC design flows. Familiarity with PHY/MAC layer communication protocols such as Ethernet, PCIe, UA Link, SUE, or ESUN. Knowledge of signal processing circuit structures or error-correcting code architectures is a plus. Experience with industry-standard interfaces such as MDIO, I2C, I3C, SPI, and SMBus is a plus. Proven track record in project leadership , with the ability to thrive in a fast-paced, dynamic environment and manage multiple priorities effectively. Expected Base Pay Range (USD) 168,920 - 253,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MM1

Other Ai Matches

Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff to Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Sales Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks