Senior Staff Engineer, Advanced Package Technology Development & Design job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Advanced Package Technology Development & Design Senior Staff Engineer, Advanced Package Technology Development & Design position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Engineer, Advanced Package Technology Development & Design
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Advanced Package Technology Development & Design

Copy Link Report
degreeOND
loacation Westlake Village, CA, United States Of America
loacation Westlake Villa..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Marvell Advanced Packaging team is responsible for package design and technology development to meet the electrical, mechanical, thermal and system requirements for the next generation high performance computing (HPC), Artificial Intelligence (AI) and networking solutions. The group focuses on signal integrity, power integrity, thermal integrity, mechanical integrity, high speed signaling and complex power delivery networks (PDNs) requiring innovative and custom solutions to meet constantly evolving customer needs. Many of the new designs require multi-chip, multiple component configurations involving, but not limited to, 2.5D and 3D packages, Co-packaged copper or optics and advanced substrates. Marvell has partnered with the world's leading manufacturers to solve our customer’s most challenging designs and integrations with industry-leading packaging technologies What You Can Expect Support the development of advanced packaging solutions, including 2.5D architectures (e.g., CoWoS, EMIB, CPO, CPC). Perform SI/PI simulations under the guidance of senior engineers using industry-standard EDA tools. Assist in evaluating package and PCB designs to meet electrical performance targets. Collaborate with physical design and IP teams to support electrical optimization. Contribute to optoelectronic packaging efforts, including photonic component integration and co-design with electrical interconnects. Document analysis results and present findings to internal teams. Participate in cross-functional meetings and design reviews. Take ownership of assigned tasks and follow through to completion, adjusting approach as needed to meet goals. What We're Looking For Bachelor’s degree in Electrical Engineering or related fields and 5-10 years of related professional experience, or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience. Working knowledge of SI/PI principles and simulation tools (e.g., Ansys HFSS, Cadence Sigrity, Keysight ADS). Familiarity with substrate design, packaging materials, and assembly processes. Basic understanding of circuit extraction and simulation workflows. Hands-on experience with packaging co-design and electrical modeling. Familiarity with high-speed interfaces and power delivery networks. Exposure to optoelectronic packaging or interest in learning about photonic integration. Strong communication and collaboration skills. Expected Base Pay Range (USD) 125,900 - 186,260, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MM1

Other Ai Matches

Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Digital Design (Senior to Senior Staff level) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff RTL Design /Verification Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
senior staff signal/power integrity engineer Applicants are expected to have a solid experience in handling Job related tasks
Travel & Credit Card Program Specialist Applicants are expected to have a solid experience in handling Job related tasks
Sr. Director, Market Development Applicants are expected to have a solid experience in handling Market Development related tasks
Global Compensation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Field Application Engineer - Connectivity Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Design Engineer, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Senior Director Of Engineering Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks