Senior Principal Analog Mixed Signal IC Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Principal Analog Mixed Signal IC Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Principal Analog Mixed Signal IC Design Engineer
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Irvine, CA, United States Of America
loacation Irvine, CA....United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell's Optical PHY team develops advanced ultra high speed broadband transceivers. These advanced transceivers consist of broadband equalization circuitries (CTLE, FFE and DFE), ultra high speed data converters (ADCs and DACs) and high performance (very high frequency and very low jitter) clock generation and clock distribution. Our innovative approaches have resulted in the company’s products being first to market in many of key areas, including opto-electronics and DSP based transceivers providing most advanced chips and subsystems solutions to address todays and future multi-100Gig interconnect requirements for the ever-increasing demand of higher data rates. We are seeking talented individuals to work on solving technical challenges with the most outstanding group of collaborators in the industry. Join our team of experts and make a difference in an exciting career opportunity. What You Can Expect Seeking a Mixed Signal designer to be part of a key team designing highly sophisticated CMOS transceiver/SERDES products. Responsibilities would span architectural investigations and implementation for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design verification using industry standard tools such as SPICE, Spectre, MATLAB etc. Should be comfortable carrying out layout activities in nanometric technologies and be able to supervise physical design. . Should be able to work in the lab independently or with test engineers to characterize, debug and validate designs. Would be required to generate design related documents, application specifications etc. and may support customers and FAEs as needed. May be required to interface with digital and SOC teams to facilitate design integration and cross-functional verifications. What We're Looking For Master’s or PhD in Electrical Engineering or related fields with 15+ years of experience. -Strong knowledge on the deep sub-micron CMOS technologies. -Hands-on experience in designing mixed signal circuits including ADCs, DACs, RX, TX, PLLs, Filters, Bandgap bias circuits, regulators, and other analog circuits. -Knowledge and Experience on low power and high speed design techniques. -Excellent problem solving and analytical skills are essential. -Strong knowledge on IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc. -Lab testing skills to evaluate the prototype unit to the design specification. Expected Base Pay Range (USD) 192,600 - 285,050, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TD1

Other Ai Matches

Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System & Modeling Engineer – Wireline Communications Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff to Principal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sustainability Analyst Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Staff Sales Applicants are expected to have a solid experience in handling Job related tasks
System Engineer - Optical DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks