Optical Transceiver Validation Engineer Intern- Ph. D Degree job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Optical Transceiver Validation Engineer Intern- Ph. D Degree position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Optical Transceiver Validation Engineer Intern- Ph. D Degree
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact In today’s bandwidth-intensive digital landscape—driven by streaming media and generative AI—high-speed, high-quality connectivity is essential. Optical communication plays a critical role in networks across the globe, supporting both long- and short-range data transmission. Marvell is at the forefront of innovation in data center connectivity, offering cutting-edge technologies including DSPs, broadband amplifiers, photonic ICs, and optical transceivers. These advancements are shaping the future of a connected, AI-powered world. If you're passionate about applying your expertise to make a meaningful impact and launch an exciting career, consider joining Marvell’s world-class data center engineering team—where your aspirations can become reality. The Optics team builds highly integrated component platforms with high-speed Silicon photonics, transmit and receive amplifiers, controller ASICs with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The team is responsible for design, verification, and validation of these integrated high speed optical components. The team performs system level testing under various operating conditions, and validates the performance of the hardware, firmware and control loops. An engineer in this team will be involved in a full product lifecycle and will carry new products from inception all the way to NPI. What You Can Expect Develop optical test, calibration, and optimization methods for high-speed optical interconnect products such as optical transceivers and co-packaged optics Design electrical circuits for optical products and evaluation boards, bring up prototype samples, and prepare for mass production. Process data, draw complete conclusions from the results, and generate a test report for a bigger team review. Develop Python-based test software, debug, and resolve corner case issues for scalability. Conduct failure analysis on a day-to-day basis. What We're Looking For Minimum Qualification Master's degree candidate in Physics, Electrical Engineering, or related fields. Required course study: coherent optical communication systems; signals and systems, digital circuit design, electromagnetism, control systems, digital signal processing, electric circuit design. Programming ability in Python or VB, working experience with Git, MATLAB, JMP, Keysight ADS, and Linux is a plus Experience with optical and electrical lab testing. Team spirit and willingness to learn. Preferred Qualification PhD candidate in the relevant fields of Physics, Electrical Engineering or related fields. Experience with optical communication testing: experience with fiber-optical testing equipment, optical power meter, optical spectrum analyzer, variable optical attenuator, polarization scrambler, and various types of fiber-optical amplifiers. Experience with embedded programming, control loops, DAC/ADC/GPIOs. Knowledge in semiconductor lasers, tunable lasers, coherent optical communications, high-level modulation formats, photonics integrated circuit design, and testing. Knowledge and experience with Broadband and RF signal integrity IC design, including mixed wave and digital signal processing chips. Expected Base Pay Range (USD) 27 - 53, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SC1

Other Ai Matches

Accounting Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer , Software/Firmware - CXL/PCIe Applicants are expected to have a solid experience in handling Software/Firmware - CXL/PCIe related tasks
Senior Staff Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks
Staff Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Signal & Power Integrity Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Optical Module Supplier Quality Engineer Intern - Bachelor's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Senior Staff Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Sr. Staff Timing Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Memory Architect Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks
Architecture DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Physical Design Manager Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks