Senior Staff Test Engineer job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Senior Staff Test Engineer
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Singapore, Singapore
loacation Singapore....Singapore

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact You will test features on the silicon semiconductor chips Marvell produces for internal and external customers. You will make sure we don’t ship out any underperforming units. You’ll work closely with design to make sure their chip features are testable and that the results meet the customer’s specifications. You may even have to write new code or develop new testing strategies when our chips outpace the capabilities of current testing equipment. What You Can Expect Lead Cutting-Edge ATE Test Solutions : You will spearhead the development of ATE test solutions for characterization, production, and wafer sort on Advantest 93K and/or Teradyne tester platforms. Your work will be at the forefront of technology, ensuring our products meet the highest standards. Innovate High-Speed Testing Hardware : Design and develop advanced ATE test hardware for high-speed testing, pushing the boundaries of what's possible and ensuring our products are ready for the future. Craft Comprehensive Test Plans : Create detailed test plans and methodologies documentation that meet stringent product specifications, ensuring every product we release is of the highest quality. Collaborate with Cross-Functional Teams : Participate in testability and test plan reviews with DFx and Design teams, working together to define and enhance yield and test methodologies. Your input will be crucial in driving innovation and efficiency. Transform Test Patterns : Convert test patterns from the design simulation environment to ATE format, bridging the gap between design and production. Optimize and Innovate : Play a lead role in optimizing test flows, reducing test times, removing unnecessary steps, improving yields, and releasing production test programs in collaboration with product engineers. Your contributions will directly impact the efficiency and success of our products. Opportunities for Growth : At Marvell, we believe in nurturing talent and providing opportunities for professional development. As you excel in your role, you will have the chance to take on more responsibilities, lead larger projects, and advance your career within the company. We are committed to supporting your growth and helping you achieve your career goals. What We're Looking For Bachelor’s degree in Electrical Engineering or related fields. Master’s degree in Electrical Engineering or related fields preferred. Expertise in test program development on the Advantest 93K and/or Teradyne tester platform(s). Demonstrable experience in ATE testing (critical skill), test methodology, silicon process, DFT/DFM, and high-speed digital testing. Strong knowledge of C/C++, Perl, Python, and Linux environment. Effective interpersonal, teamwork, communication, and problem-solving skills. Highly motivated individual contributor with the ability to multi-task in a fast-paced environment. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-UN1

Other Ai Matches

Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Design Verification Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Staff Software & AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Signal Integrity Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Switch Architect Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Of Engineering Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Director of Supply Chain Planning - Assembly & Test Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks