Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Irvine, CA, United States Of America
loacation Irvine, CA....United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Ethernet PHY group at Marvell designs and develops high speed transceivers for computer networks. As a member of the PHY DSP firmware team the candidate will contribute to the development of firmware for an embedded processor in a high performance, mixed-signal DSP communication transceiver. What You Can Expect Responsibilities will include (but are not limited to): Develop and debug portable software in C, to be used in embedded firmware as well as in C/Python-based host-based utilities and GUIs, and regression and simulation infrastructure Intelligently structure new feature designs and other software changes so that code is scalable, maintainable, and easily mergeable. Participate in software development design flow, submitting and attending code reviews, managing and updating issue-tracking tickets (Jira), following team-specific design and coding guidelines. Cross vendor interoperability testing and debugging. Identify, troubleshoot and resolve issues to maintain standards compliance. Create utilities that aid in embedded software development, debugging, evaluating and diagnostics. Develop test infrastructure, test data analysis tools, and maintaining test scripts Assist team to perform analysis on system performance and identify opportunities to improve system firmware and test infrastructure including Python GUI and automated data collection analysis infrastructure. What We're Looking For Minimum Qualifications: •            BS/MS (preferred) degree in CS/CE/EE and 10-15 years of experience. •            Solid C and Python programming, debug and testing skills. •            Knowledge of embedded microprocessors (ARM Cortex, RISC V). •            Experience with Git source code control and build/release procedures. •            Must adhere to established coding guidelines and practices. •            Strong verbal and written communication skills. Preferred Qualifications: •            Proficient at using state machines to architect, design and write well-structured C code targeted for an embedded microprocessor. •            Experience in the architecture, design, integration and test of embedded firmware for digital signal processing systems •            Experience in the design of a boot loader and implementation of an RTOS. •            Experience throughout the entire embedded firmware development cycle including specification, design, integration and test •            Strong hardware troubleshooting capability with working knowledge of test equipment including oscilloscopes, ICE, spectrum analyzers and network analyzers. •            Working DSP knowledge in digital filters, adaptive equalization and crosstalk cancellers typical in wireline applications such as DSL and ethernet. •            Experience in Python based GUI development •            Methodical debugging skills and root cause analysis. •            Experience with Ethernet protocols and physical layer devices highly desirable. •            Proficiency in Verilog a plus. Expected Base Pay Range (USD) 148,500 - 219,780, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Senior Principal Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Staff related tasks
Senior Principal Technical Program Manager - AI Custom Silicon Solutions Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Regional IT Service Delivery Engineer (Staff Professional) Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Analog Mixed-Signal Design Engineer - RF/TIA/SiGe/CMOS Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Analog/Mixed-Signal IC & AI Systems R&D Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Architecture Validation (L2, L3, Python automation, Device modeling) Applicants are expected to have a solid experience in handling L3, Python automation, Device modeling) related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks