Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Product Security - Silicon Compute & Connectivity Devices Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Product Security - Silicon Compute & Connectivity Devices

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell develops silicon and software for some of the largest companies in the world in the growing datacenter/AI and enterprise markets. If there is a bit being processed, moved, secured, or stored in infrastructure equipment it is likely Marvell's products are involved. Marvell requires a Senior Principal Engineer focused on Product Security. The candidate will be responsible for Product Security for software products in Marvell and ensure Marvell products are designed, developed, and maintained with security as a priority. This individual has a broad reach across the company and with our business partners. What You Can Expect   Architecture and influence for current and future hardware and software designs (HW/SW interface, algorithms) Generating and driving threat models for software components and products overall Working with our customers to understand their security requirements in future and current products Security Development Lifecycle (SDL) management for software,  and solutions Supporting security audits and compliance (software vulnerabilities, fault injection, penetration testing) Defining and coordinating supply chain security (code / artifact signing and traceability) Working with our Vulnerability management (PSIRT) team to improve best practices related to identification and mitigation of product security vulnerabilities   What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience or Master’s degree in Computer Science, Electrical Engineering or related fields with 5-10 years of experience Proven experience as a   senior technical leader with strong communication skills Deep knowledge of   product security from both   software perspectives, hardware perspective highly preferred Ability to   drive product security requirements and processes across multiple markets Experience with   threat modeling across diverse software projects Skilled in   identifying threats in software modules and products Strong understanding of   encryption and authentication algorithms in hardware and software, some examples including:   AES, PQC, SHA, Caliptra; SPDM, DICE, TLS, TDISP Experience with   Linux-based systems and   embedded firmware development Solid understanding of   C/C++ and Rust Ability to   understand how software works and how vulnerabilities can be introduced Strong   communication skills and ability to   facilitate process change across teams Familiarity with   Security Development Lifecycle (SDL) and ability to drive its adoption Understanding of   hardware-based root of trust, including provisioning flows and secure key management Preferred Qualifications Experience with   product and supply chain vulnerability management Background in conducting   security audits and ensuring   compliance with relevant standards Familiarity with a range of product types, from   large silicon compute devices to   small embedded cable connectivity devices. Experience interfacing with multiple software teams and maintaing a pulse on security across the org Awareness of   open-source security frameworks and customer expectations around transparency (e.g., Caliptra) Expected Base Pay Range (USD) 168,920 - 253,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AP1

Other Ai Matches

Senior Principal Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Staff related tasks
Senior Principal Technical Program Manager - AI Custom Silicon Solutions Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Regional IT Service Delivery Engineer (Staff Professional) Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Analog Mixed-Signal Design Engineer - RF/TIA/SiGe/CMOS Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Analog/Mixed-Signal IC & AI Systems R&D Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Architecture Validation (L2, L3, Python automation, Device modeling) Applicants are expected to have a solid experience in handling L3, Python automation, Device modeling) related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks