Principle FAE, ASIC job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Principle FAE, ASIC
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

ASIC

Copy Link Report
degreeOND
loacation Shanghai, China
loacation Shanghai....China

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The FAE team provides technical support and solutions to customers, ensuring successful integration and optimal performance of our products in real-world applications. They act as trusted advisors, combining deep technical knowledge with strong communication skills to address customer requirements, troubleshoot issues, and deliver training. FAEs collaborate closely with sales, product development, and engineering teams to drive customer success and feedback into product improvements. What You Can Expect -    Serve as the primary technical interface between customers and internal engineering teams for custom ASIC solutions. -    Understand customer system architecture and requirements to provide design guidance and ensure successful ASIC integration. -    Collaborate with design teams to define specifications, review schematics, and validate ASIC functionality in customer applications. -    Monitoring project status, communicate feature requests change or issues to product development to ensure project on plan -    Provide hands-on support for bring-up, debugging, and performance optimization of ASIC-based systems. -    Support pre-sales activities by delivering technical presentations, feasibility analysis, and solution proposals. -    Conduct technical training and documentation for customers and internal teams. -   Assist in failure analysis and root cause identification for ASIC-related issues in the field. - Maintain up-to-date knowledge of ASIC design flows, verification methodologies, and industry trends What We're Looking For - BS/MS in EE/CS with 10+ years of hands-on experience in CAD back-end physical design and verification.   - Deep understanding of hierarchical physical design strategies, methodologies, and deep sub-micron technology issues.   Familiar with ASIC design flow, Verilog HDL, synthesis, and timing closure. - Proven track records of leading/joining chip level backend implementation activity and taping out complex SOC chips under tight schedule pressure. - In-depth understanding of current design technologies used in major foundries. - Detail oriented, self-motivated team worker, good verbal and written communication skills in both English and Mandarin Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SYU

Other Ai Matches

Firmware Developer (ARM 64) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineer Intern - MASTER'S Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Mixed Signal Design Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Staff Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Signal Processing (DSP) Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Director Product Management - IP Customer Offering / Custom Silicon/Semiconductor Solutions Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Quality Systems Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Engineering Program Manager / Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Hardware Design Applicants are expected to have a solid experience in handling Hardware Design related tasks
Senior Staff Product Engineer, Optical Packaging Applicants are expected to have a solid experience in handling Optical Packaging related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware/Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Hardware Systems & Silicon Validation Applicants are expected to have a solid experience in handling Hardware Systems & Silicon Validation related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Product Marketing Director Applicants are expected to have a solid experience in handling Job related tasks