Hardware Validation (Test Solutions) Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Hardware Validation (Test Solutions) Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Hardware Validation (Test Solutions) Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Burlington, VT, United States Of America
loacation Burlington, VT....United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Test Solutions Engineering (TSE) plays a central role in Marvell, ensuring the quality, reliability, and performance of our Marvell Custom silicon products. This role begins early in the design process and is central to enabling the rapid production ramps and demands of our hyper-scaler customers. What You Can Expect Develop ATE (Automated Test Equipment) Test Solutions : Create detailed test plans, define experiments, and perform analyses to validate the yield, performance, and reliability of custom products. Ensure Quality and Performance : Develop test solutions based on product application conditions, IP capabilities, design timing margins, and process technology specifications. Refine these solutions through extensive ATE characterization and customer system feedback. Identify and Address Faults : Utilize a product’s DFT (Design for Test) solution to explore and bound the operating space, assess points of failure, and characterize manufacturing variations. Establish test margins to protect product yields and improve quality. Drive Collaboration : Work closely with customers, design, DFT, operations, and reliability teams to ensure test solutions meet coverage requirements. Collaborate with design teams and customers to define DFT requirements and translate them into test programs. What We're Looking For Requirements: Bachelor’s degree in Electrical Engineering (EE) or related technical field(s). 10+ years  of previous experience in semiconductor development and/or product characterization. Preferred Qualifications: Additional degree in EE (Master’s and/or PhD preferred). Strong verbal and written skills for clearly conveying technical results. Experience in hardware validation and circuit characterization. Proficiency in VLSI concepts, design-for-test methodology, statistics, and data analysis techniques. Proven problem-solving abilities. Programming skills in perl, Python, R or related languages within a Linux environment. Understanding of semiconductor manufacturing processes. Expected Base Pay Range (USD) 144,800 - 214,340, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Validation Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Global Program Manager L&D Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Suzhou_Staff Sofware/Firmware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Global Compensation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks