Physical Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Romania Tag: Job Physical Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Physical Design Engineer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bucharest, Romania, Romania
loacation Bucharest, Rom..........Romania

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications. What You Can Expect In this onsite role, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. Every day you’ll be working hands-on by running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip,  then analyzing performance by running timing analysis and verifying the power grid by performing EMIR analysis, etc. There are many sign-off checks that need to happen to verify that the database is ready to move on to the next level and it’s your responsibility to review completed runs for errors or create optimizations from successful runs.       What We're Looking For Bachelor’s, Master’s, or PhD degree in Electrical Engineering, Computer Engineering, or a related field. Previous experience in Physical Design with a focus on block-level PNR for advanced CMOS process nodes is a bonus. Working experience with industry-standard EDA tools for RTL Synthesis, Physical Design, Static Timing Analysis or Physical Verification is a bonus. Enjoy learning by doing the work and having access to guides and a mentor. Be willing to raise your hand and volunteer for learning opportunities you may not have experienced before. Good English both written and verbal. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AB1

Other Ai Matches

Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Procurement Manager - OSAT Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Product Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Mixed-Signal Verification Engineer - RF/TIA/Driver Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Information Technology Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Sr. Director, Market Development Applicants are expected to have a solid experience in handling Market Development related tasks
Principal Engineer, System Design and Validation Applicants are expected to have a solid experience in handling System Design and Validation related tasks
Lab Manager Applicants are expected to have a solid experience in handling Job related tasks
Applied Machine Learning Scientist Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Product Security Compliance Engineer (FIPS, Crypto, Common Criteria, OCP-SAFE, C) Applicants are expected to have a solid experience in handling Crypto, Common Criteria, OCP-SAFE, C) related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks