IC Validation Engineer Intern - Master's Degree job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job IC Validation Engineer Intern - Master's Degree position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. IC Validation Engineer Intern - Master's Degree
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The ODSP team within Marvell’s Connectivity Business Group develops advanced products supporting industry leading solutions for the growing datacenter, enterprise, optics, and AI application. As an intern working in the ODSP validation team, you will have the opportunity to work with state-of-the-art instruments, validating, and characterization leading edge products. What You Can Expect In this role you will: Work with senior engineers to test and learn about optical transceivers Write python code to automate tests and control instruments Work in lab with state-of-the-art instruments to learn about transceivers Data collection and analysis What We're Looking For Candidate must be currently pursuing Bachelors or Masters degree in Computer Science or Electrical Engineering fields Knowledge of Python or C coding Knowledge of basic circuit theories Data collection and ability to analyze and present data Basic lab instruments knowledge, such as oscilloscope, DMM, RF Generator Expected Base Pay Range (USD) 27 - 53, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity   As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.   Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Firmware Engineer - Embedded Processors/Mixed Signal /RTOS/PHY Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Design Verification Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Staff Software & AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Signal Integrity Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Switch Architect Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Of Engineering Applicants are expected to have a solid experience in handling Job related tasks
Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Hardware Application Engineering Applicants are expected to have a solid experience in handling Job related tasks
Director of Supply Chain Planning - Assembly & Test Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Digital IC Design Applicants are expected to have a solid experience in handling Digital IC Design related tasks