Senior Staff Analog Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Italy Tag: Job Senior Staff Analog Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff Analog Design Engineer
Experience: 6-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Pavia, Italy, Italy
loacation Pavia, Italy....Italy

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an Analog IC Design Senior Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect We are seeking a motivated Analog Design Engineer to join our team. You will play a key role in developing high-performance analog or DSP- based transceivers operating in the multi-tens of GHz range, utilizing advanced CMOS nodes (3nm and beyond). Key responsibilities: - Analyze block specifications and select appropriate topologies - Design analog blocks at the transistor level - Supervise layout activities, provide guidelines and conduct post-layout verifications - Model blocks and validate models - Collaborate with other teams to enhance existing solutions - Train and mentor junior designers   The position is located at our office in Pavia, Italy, and requires full-time on-site presence What We're Looking For Master’s degree in Electrical Engineering, preferably with a specialization in Microelectronics, or a related field, with 6+ years of relevant work experience OR PhD in Electrical Engineering, preferably with a specialization in Microelectronics, or a related field, with 3+ years of relevant work experience.   Experience in designing ICs from architecture definition to lab characterization, with full block ownership   Solid proficiency in analog design, preferably in the multi-GHz range Extensive experience in performing or supervising analog custom layout Strong familiarity with EDA CAD tools Expertise in measuring IC performance and debugging designs to correlate simulations with measurements   Direct project experience in at least one of the following areas a plus: - Multi-Gbps electrical SerDes or electro-optical transceivers - Advance CMOS nodes, including FinFET   Strong communication, presentation and documentation skills Proficiency in both spoken and written Italian and English (B2 level or higher) Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Firmware Engineering Intern - Bachelor's Degree (Winter 2026 Start Date) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Digital IC Design Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design Engineer, Principal Applicants are expected to have a solid experience in handling Principal related tasks
Architecture DSP Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principle Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - (Network & Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital Design (Senior to Senior Staff level) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Engineer, Advanced Packaging Applicants are expected to have a solid experience in handling Advanced Packaging related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
Director of AMS Design Engineering Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks