Analog IC Design Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Analog IC Design Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Analog IC Design Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an Analog IC Design Principal Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect Seeking a Mixed Signal designer to be part of a key team designing highly sophisticated CMOS transceiver/SERDES products. Responsibilities would span architectural investigations and implementation for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design verification using industry standard tools such as SPICE, Spectre, MATLAB etc. Should be able to work in the lab independently or with test engineers to characterize, debug and validate designs. Would be required to generate design related documents, application specifications etc. and may support customers and FAEs as needed. May be required to interface with digital and SOC teams to facilitate design integration and cross-functional verifications. What We're Looking For Master’s degree and/or PhD Preferred in Electrical Engineering or related fields with 10+ years of experience. A successful candidate should have experience in some of the following designs: •            D2D IP, PLL, Data Converters, Oscillators and high-speed SerDes design including Receiver and Transmitter design. •            Experience in Single-ended High Density Parallel Interface for Chip to Chip Communication, UCIe, DDR5/LPDDR5; GDDR6/LPDDR6 •            Experience with analog design and verification tools (Virtuoso, Spectre, ADE and post layout extraction tools) is a must •            Knowledge of the fundamentals on signal integrity improvement, noise reduction and Multi-GHz low-jitter clock generation & distribution. •            Good understanding of analog layouts in FinFet and its effect on high-speed designs •            Experienced in system level pre-tape out analog validation •            Experienced in lab chip bring-up and debugging efforts •            Strong communication skills Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-RV1

Other Ai Matches

Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer - Memory Compiler Tiler/CAD Applicants are expected to have a solid experience in handling Job related tasks
SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Silicon Photonics Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Systems Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Model Correlation & SI Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
DFT - Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer - Emulation Applicants are expected to have a solid experience in handling Job related tasks
Marketing Operations Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Technology Pathfinding and Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks