Sr. Staff Timing Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Canada Tag: Job Sr. Staff Timing Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Sr. Staff Timing Engineer
Experience: 6-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Canada, Canada
loacation Toronto, Canad..........Canada

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  This is an existing vacancy. Your Team, Your Impact Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. What You Can Expect ASIC design engineer responsible for post RTL design flow. He/She will be responsible for block and /or chip level synthesis, timing closure, DFT generation and ECOs. The responsibilities include but not limited to. Improve the design methodology and flow. Synthesis, timing closure and DFT support for various type of SerDes IPs ranging from 10Gbps to 224Gbps data-rates for different applications. Collaborate with Analog/Digital design teams to deliver the competitive SerDes IP solutions for all the Marvell product lines. Provide the support to the product teams, for both pre and post silicon What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 6+ years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 4+ years of experience.   Good personal communication skills and team working spirit. Hardworking and motivated to be part of a highly competent design team. Must have good post-RTL experience including synthesis, timing analysis and physical design. Able to perform custom placement and routing for mixed-signal designs. Flexible to move between all post-RTL design activities as required. Good understanding of block and top-level physical timing closure. Must be proficient in the following skills: Logic or physical synthesis using Synopsys or Cadence tools Static timing analysis using Primetime Physical design for 28nm and beyond DFT generation and verification Strong Perl and Tcl scripting skill Highly desirable skills: Low power design IR drop analysis Circuit level or custom design experience Floorplanning, clock-tree synthesis and power planning/analysis Signal integrity and physical verification PnR flow development Expected Base Pay Range (CAD) 114,400 - 152,500, $ per annum Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing. #LI-TD1

Other Ai Matches

Software Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Validation Engineer (L1, L2, L3 Testing, NOS/SDK testing, Python Automation) Applicants are expected to have a solid experience in handling L2, L3 Testing, NOS/SDK testing, Python Automation) related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff System Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Principal Engineer Physical Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Advanced Package Technology Development & Design Applicants are expected to have a solid experience in handling Advanced Package Technology Development & Design related tasks
Senior Staff Thermal / Mechanical Test Operations Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Staff related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Optical Applicants are expected to have a solid experience in handling Optical related tasks
Global Program Manager L&D Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Signal & Power Integrity Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Embedded Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Management Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks