Analog Engineer Intern - PhD job opportunity at Marvell Technology, Inc..

Home Jobs In Canada Tag: Job Analog Engineer Intern - PhD position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Analog Engineer Intern - PhD
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeHND
loacation Ottawa, Canada, Canada
loacation Ottawa, Canada....Canada

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  This is an existing vacancy. Your Team, Your Impact Central Engineering works directly with the Optical Digital Signal Processing (ODSP) group to design physical layer ICs for high-speed fiber optic data communication, such as Transimpedance Amplifiers (TIAs), and drivers for Silicon Photonic (SiPho) and discrete Electro-absorption Modulators (EAMs) and Mach-Zehnder Interferometer Modulators (MZMs). This group is the market leader in delivering DSP transceivers that support 10Gbps to 1600Gbps systems. We address the bandwidth, capacity and power issues faced by cloud computing and mega data center networks. Our world class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are continually first to market in Data Center, Metro and Long-Haul applications. As a member of the design group, the candidate will be responsible for design and validation of FET and BiCMOS circuits for high-speed broadband ICs that serve these applications. What You Can Expect Understand the requirements of the product and how your block fits into it. Take ownership of a block to be delivered into one of Marvell’s DSP transceivers. Evaluate tradeoffs between different circuit topologies Perform schematic capture and layout in Cadence, Virtuoso design environment. Run schematic level and post layout simulations to quantify and optimize circuit performance Document design and hold a design review with the design team. What We're Looking For Minimum Requirements: MS Degree in EE or related technical field(s) Strong fundamental circuit design knowledge Detailed transistor level design Device physics Feedback and loop stability analysis Strong communication, presentation, and documentation skills. Preferred Requirements: Design experience in either Cadence Virtuoso or Mentor Custom Compiler circuit design tools. Experience with schematic capture, layout, and simulation. Knowledge of broadband design techniques. Knowledge of CMOS as well as SiGe Bipolar is a plus. Experience with a chip tape-out is a plus. Expected Base Pay Range (CAD) 32 - 43, $ per hour. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing. #LI-SC1

Other Ai Matches

Principal Supply Chain Program Manager - Design Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Management Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager Firmware Development Applicants are expected to have a solid experience in handling Job related tasks
AI Platform Engineer Intern (Agentic) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Manager Custom Cloud Solutions Silicon/Semiconductor IP Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Security Developer (C, Linux, System Security, Embedded programming) Applicants are expected to have a solid experience in handling Linux, System Security, Embedded programming) related tasks
Senior Principal Software Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Staff/Sr. Staff Field Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks