Engineering Program Manager job opportunity at Marvell Technology, Inc..

Home Jobs In Israel Tag: Job Engineering Program Manager position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Engineering Program Manager
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Petah-Tikva, Israel
loacation Petah-Tikva....Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell's comprehensive Ethernet switch portfolio addresses enterprise campus, enterprise data center, industrial, cloud and AI system applications. The high-bandwidth Teralynx® switch portfolio is optimized for cloud data centers, with low latency and capacities up to 100 Tbps, and beyond. The feature-rich Prestera® switch portfolio includes silicon optimized for each market and use case, with capacities ranging from 12 Gbps to 12.8 Tbps. The PMO group manages ALL switch activities – Silicon, HW and SW. The engineering program managers are managing the entire execution across switch BU. The group includes 3 HW/Silicon EPMs, 2 SW EPMs, and a team of 3 Project Analysts. What You Can Expect Full program responsibility at all stages: definition, planning, development, validation and delivery to customers. Manage the programs from definitions stage, thru silicon design, silicon samples, system and SW integration, until getting the silicones and system to mass production status. Work at matrix organization in front of multiple cross-functional teams with 100’s engineers and drive all to execution and success. Work closely with multiple operations and validation teams to qualify, characterize and validate the silicon devices and drive them from samples to mass production phase. Work closely with marketing, architecture and the main tier-1 customers to identify the needs and refine the roadmap and validation plan. Work closely with customer support group to define the existing customers requirements and plan accordingly. Work closely with multiple development and validation teams to plan, execute, track, identify the risks and mitigate them, and drive all for best products delivery. Ensures problems are effectively escalated and crisis management activated, as needed. Monitors and controls the overall project performance (timeline, budget, and resource utilization) against plan and looks to the project team to implement adjustments when issues are identified and require resolution. Drives the work for complex and large project teams by recommending or requesting resources to support project demands, communicates a clear vision of business project goals and objectives, and provides functional expertise input for deliverables worked on by the team. Manage the programs from all aspects – content definition, ROI, progress tracking, risks identification and mitigation, resources allocation and sub-contractors handling. Lead complicated multi-discipline integration and debug activities, under daily Task-Force / Tiger-Team meetings, make sure all directions exhausted and drive teams to collaborate, brain-storm and get to the required technical results. What We're Looking For Bachelor’s degree in Electronics Engineering or related engineering field; MSc/MA degree preferred. 15+ years in RnD development and management roles. 7+ years in an advanced management role (preference given to those with program management experience). Exceptional leadership, time management, facilitation, and organizational skills. Excellent client-facing and internal communication skills. Excellent written and verbal communication skills. Excellent risks identification, analysis and problem-solving abilities. Experience in HW/VLSI complex activities management, driving chips from definitions to Mass Production. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Sr Principal Engineer- Embedded Firmware Dev(NVMe/Security protocols) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer-Analog Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
IT SOX Compliance Manager Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - Analog IC Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks