Principal Design Engineer job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Principal Design Engineer
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation IL - Petah-Tikva, Israel
loacation IL - Petah-Tik..........Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s Data Cloud Engineering (DCE) team is a global leader in developing cutting-edge silicon products that power the most advanced applications in AI, cloud data centers, and high-performance networking. Join us and play a pivotal role in shaping the future of semiconductor innovation. We are seeking a Principal Design Engineer to lead and drive the development of high-performance Switching SoCs, with a focus on Control and Management (CnM) subsystems. This is a unique opportunity to influence architecture, mentor top talent, and deliver industry-leading solutions. What You Can Expect Lead the design and development of complex IPs within the CnM subsystem of Switching SoCs. Define and drive micro-architecture decisions, ensuring alignment with system-level requirements for performance, power, and quality. Collaborate closely with Architecture, Software/Firmware, and Post-Silicon teams to deliver robust and scalable solutions. Provide technical leadership across the design lifecycle—from concept to production. Mentor and guide junior engineers, fostering a culture of innovation and excellence. Own and resolve complex design challenges, including CDC/RDC, integration, and verification. Support post-silicon debug and root-cause analysis of design issues. What We're Looking For B.Sc. or M.Sc. in Electrical or Computer Engineering. 10+ years of hands-on experience in RTL frontend design Proven expertise in IP development, digital logic design, and micro-architecture Deep understanding of system-level design and SoC integration. Experience with CDC/RDC methodologies— strong advantage . Strong analytical and problem-solving skills with a strategic mindset. Demonstrated ability to lead initiatives, take ownership of complex challenges, and drive them to resolution. Passion for developing talent, sharing knowledge, and fostering growth within the team. Strong interpersonal skills with the ability to work effectively across cross-functional teams. Excellent communication and collaboration skills, with a team-oriented mindset. Proactive in identifying opportunities for improvement and driving innovative solutions. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Principal Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff/ Senior Staff QA Engineer (Storage, CXL, PCIE) Applicants are expected to have a solid experience in handling CXL, PCIE) related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
AI Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Technical Program Manager - AI Custom Silicon Solutions Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Signal Integrity Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
SYN/STA Engineer Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
System Design and Silicon Validation Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
CAD Engineer, AI Based Automation Development Applicants are expected to have a solid experience in handling AI Based Automation Development related tasks
Silicon Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer Physical Design Applicants are expected to have a solid experience in handling Job related tasks