Hardware Senior Staff Engineer job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Hardware Senior Staff Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Yokneam, Israel
loacation Yokneam....Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Signal Integrity Engineering Group (SIE) is a one-stop shop for all matters related to signal/power integrity (SI/PI), board design, and package design. The SIE team tailors a board-and-package design solution that fits every switch product to the specific device SI/PI, performance, and cost targets, and considers each solution holistically. Looking at the holistic solution enables each SIE group member to have a unique opportunity to influence Marvell switch devices most profoundly. It allows Marvell to supply our customers with the most appropriate, tailored end-to-end solution. What You Can Expect The candidate will work with Hardware, System, and electrical testing engineers to drive product definition, system design for evaluation, and testing. The candidate should have good knowledge of the latest SERDES technologies. Interface such as PCIe Gen3/Gen4/Gen5 and 25G/50Gbps/100Gbps ethernet. Drives Board design phases, including architecture and design, component selection, schematic entry, board layout, and board bring-up. Be able to guide designs with ODM partners - Works closely with the internal board development, DVT, and SI teams to make sure board design targets are met, as well as lead the post-silicon board bring-up. Provide system-related inputs for device definition to be addressed by the device design team. Interface with various functional groups and organizations to meet design requirements. Leads and owns the board design process from definition to tape-out to post manufacturing bring-up What We're Looking For 5+ years’ experience as an Electrical Engineer designing high-speed digital or analog circuitry on complex high-density printed circuit board assemblies, including Ethernet switches, microcontrollers, and processors. 5+ years’ experience in working with ODMs . 5+ years of experience in designing high-density boards with fine-pitch components and high-density connections.  Expertise in High-Speed designs, Interfaces such as DDR4, PCIe Gen3/4, 10G/25G/50G/100G Ethernet, and using medium to high-end CPUs (advantage).  Good knowledge of power supply designs, hands-on measurement experience, and a Proven track record leading small teams of design engineers to successfully complete design deliverables. Understanding mechanical and thermal components and their use in board design is required.  Familiarity with Cadence Allegro schematics and layout tools - Demonstrates good analysis and problem-solving skills. Has an inherent sense of urgency and accountability. - Grounded, detail-oriented, always backs up ideas with facts. Educational background - BSc and 10+ years of related experience; Degree in Electrical Engineering. A good working knowledge of power supply designs—expertise in design for adequate signal and power integrity, as well as hands-on lab measurements experience. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Sr Principal Engineer- Embedded Firmware Dev(NVMe/Security protocols) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer-Analog Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
IT SOX Compliance Manager Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - Analog IC Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks