Senior Staff DFT Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In Israel Tag: Job Senior Staff DFT Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff DFT Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Petah-Tikva, Israel
loacation Petah-Tikva....Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s DCE (Data Cloud Engineering) is a global design team at the forefront of developing cutting-edge silicon products that power the most advanced applications and technologies in the semiconductor industry. We are excited to offer an excellent opportunity to join our Israel-based Switch SoC department as a DFT (Design for Test) Senior Staff Engineer. Our global Switch DFT group is responsible for the architecture, design implementation, validation, and execution of end-to-end testability strategies and DFT solutions for current and next-generation products that drive the future of data communication in a hyper-connected world of Cloud and AI. What You Can Expect Be a part of highly experienced DFT team developing best-in-class high complexity products Execute on DFT tasks in multi-project environment Develop and improve DFT tools methodologies focusing on quality, customer needs and continuous improvements of the team processes. Complete DFT project activities, own implementation and validation of the DFT logic and providing patterns to the Product Engineering team Own the DFT sign-off to ensure bug-free design and high ATPG / MBIST coverage for the product Work with the post-silicon teams on debug support and to help root-cause any failures What We're Looking For B.E/B.Tech or M.E/MTech Electrical engineering with 8+ years of experience in DFT Excellent design and debug skills for RTL/GL based simulations and ability to debug issues on Si. Proven hands-on experience and deep understanding of MBIST, Scan Insertion and ATPG including Pre-Si design stages and Post-Si bring up and products qualification support. Solid knowledge of standard DFT EDA tools (Mentor, SNPS) for Memory BIST, ATPG and Boundary Scan. Strong advantage if familiar with Tessent/Mentor DFT tools and methodologies Solid understanding of JTAG standards and their usage for DFT. Understanding and experience with timing closure and PD related aspects of VLSI flow and DFT Sign Off Proven problem-solving skills focusing on uncompromised quality, innovation and continuous learning and improvement. Strong communication, collaboration and teamwork skills and ability to work in global team environment Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Sr Principal Engineer- Embedded Firmware Dev(NVMe/Security protocols) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer-Analog Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
IT SOX Compliance Manager Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - Analog IC Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks