Senior Staff System & Modeling Engineer – Wireline Communications job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Senior Staff System & Modeling Engineer – Wireline Communications position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff System & Modeling Engineer – Wireline Communications
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As a Senior Staff Engineer with Marvell, you'll be part of the Central Engineering organization, providing the most advanced and key analog IPs to all businesses within Marvell. You’ll be part of a key analog team that makes an outsized impact not only for the organization but also to the technological arc of innovation for future generations of Marvell's high-speed wireline and optical products. In this role, you will contribute to the architecture, modeling and verification of high-speed wireline communication systems, focusing on system-level architecture, DSP, and behavioral modeling of analog and mixed-signal blocks. Your work will enable accurate simulations, validate architectural decisions, and support functional verification for next-generation wireline interconnect technologies. What You Can Expect Architect and model end-to-end wireline communication systems using MATLAB, Simulink, SystemVerilog, C/C++, and Python to support modeling, verification, and architectural exploration. Devise novel DSP techniques to push the envelope of performance for ultra-high-speed wireline systems Develop models that accurately capture performance, interface characteristics, and key non-idealities or impairments (e.g., bandwidth limitations, jitter, noise, distortion) of key analog blocks. Collaborate closely with other system architects to explore design trade-offs, validate architectural assumptions, and refine system-level specifications. Model analog and mixed-signal circuit blocks (e.g., CTLEs, ADCs, PLLs, TX/RX front-ends) using SystemVerilog or other HDLs to support functional design verification and system-level integration. Work with analog designers and signal integrity engineers to ensure model fidelity and alignment with physical implementation. Support lab testing and debugging of prototype systems and silicon bring-up. Mentor junior engineers and provide technical leadership across modeling and verification efforts. Author technical documentation, modeling guidelines, and contribute to customer-facing deliverables.   What We're Looking For PhD or Master’s degree in Electrical Engineering, Computer Engineering, or related field. 5-10+ years of experience in system modeling and analog abstraction for wireline communication systems. Solid knowledge of DSP techniques for ultra-high speed wireline systems Solid knowledge of equalization techniques used in wireline channels, including Continuous-Time Linear Equalizers (CTLE), Feed-Forward Equalizers (FFE), and Decision Feedback Equalizers (DFE). Very good understanding of analog and mixed-signal circuit behavior and abstraction techniques. Experience with SerDes standards such as PCI Express (PCIe), Universal Chiplet Interconnect Express (UCIe), or other high-speed interconnect protocols. Excellent problem-solving and analytical skills. Strong communication and collaboration abilities. Strong proficiency in System Verilog, Verilog, MATLAB, Simulink, C/C++, Python, and scripting tools. Expected Base Pay Range (USD) 140,350 - 210,200, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Principal Supply Chain Program Manager - Design Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principle FAE, ASIC Applicants are expected to have a solid experience in handling ASIC related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Management Intern (Connectivity) Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager Firmware Development Applicants are expected to have a solid experience in handling Job related tasks
AI Platform Engineer Intern (Agentic) - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Principal Product Manager Custom Cloud Solutions Silicon/Semiconductor IP Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Security Developer (C, Linux, System Security, Embedded programming) Applicants are expected to have a solid experience in handling Linux, System Security, Embedded programming) related tasks
Senior Principal Software Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Development Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, RTL Design Applicants are expected to have a solid experience in handling RTL Design related tasks
Staff/Sr. Staff Field Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging EDA Automations Manager Applicants are expected to have a solid experience in handling Job related tasks