DSP Architecture System Modeling Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job DSP Architecture System Modeling Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. DSP Architecture System Modeling Engineer
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US - NY - Hudson Valley, United States Of America
loacation US - NY - Huds..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell’s CE DSP Architecture System Modeling team is expanding to support next-generation high-speed SerDes and D2D electrical interfaces operating up to 448 Gb/s per lane, including systems using higher-order PAM modulation. This is a high-impact engineering role where you will develop system-level DSP models, C/C++ algorithm prototypes, simulation frameworks, and silicon-correlation analysis that directly influence architecture, DSP/RTL design, validation, and customer applications. Ideal candidates excel in C/C++ DSP implementation, simulation-level debug, and producing reproducible, data-driven insight. What You Can Expect DSP & System-Level Modeling (C/C++) Develop behavioral and functional models of key SerDes and D2D DSP blocks, including adaptation loops, timing recovery, and receiver signal processing functions. Implement DSP algorithms and prototypes in C/C++, with Python for configuration, automation, and visualization. Build parameterized system-level models to support architecture evaluation for SerDes up to 448G. Simulation-Level Debug & Analysis Perform simulation-level analysis across DSP, channel, and system blocks to isolate issues and unexpected behaviors. Reproduce complex edge cases and support other DSP and RTL engineers with algorithm-level root-cause analysis. Correlate silicon/lab observations with system-model predictions to accelerate debug and refinement. System and Channel Modeling Integrate S-parameters, jitter/noise sources, device impairments, and IBIS-AMI elements into unified system simulations. Support and expand scikit-rf-based and ADS-based TDR/TDT/SBR pipelines for channel characterization and documentation. Evaluate higher-order PAM performance under real-world signal integrity constraints. Architecture & Cross-Functional Collaboration Work closely with other DSP engineers to convert conceptual ideas and algorithmic approaches into executable C/C++ models. Provide evidence-backed insights in early-phase development to de-risk DSP and RTL implementations. Silicon Bring-Up & Validation Support Use system models to debug silicon performance gaps, timing issues, equalization behaviors, and adaptation anomalies. Create simulation scenarios that mirror lab conditions to accelerate bring-up. Provide validation and AE teams with modeling-based analysis and recommendations. Automation & Tool Development Develop reusable C/C++ and Python modules for parameter sweeps, batch simulations, data pipelines, and visualization dashboards. Contribute to Marvell’s world class internal system simulator, enabling reproducible modeling workflows across teams. What We're Looking For M.S. or Ph.D. in Electrical Engineering, Computer Engineering, Applied Physics, or related field 5–12+ years of industry experience in DSP, high-speed communications, embedded firmware, or system modeling Strong C/C++ programming background with proven delivery in areas such as: DSP algorithm implementation Embedded/firmware or device-driver development High-performance numerical code Strong debug skills across models, algorithms, and system layers Solid understanding of DSP fundamentals, high-speed I/O concepts, and SerDes architectures up to 448G Proficiency in Python for modeling, automation, and analysis Data aggregation and analysis with tools like Python pandas, and NumPy Experience correlating simulation results with lab/silicon measurements Able to work independently and as a team player in a fast-paced environment, with proactive tendencies, strong communication, and collaborative problem-solving skills Preferred Qualifications: Experience with IBIS-AMI model development or integration Familiarity with COM, StatEye, or similar statistical SerDes modeling frameworks Experience with Keysight ADS for channel modeling, SI analysis, or DSP blocks Understanding of mixed-signal impairments (PLL/DLL, jitter/noise modeling) Experience with DSP-RTL co-simulation or time-interleaved ADC architecture Background building simulation frameworks used in DSP, RTL, or firmware environments Experience delivering production utilizing AI tools like Cursor A portfolio of personal projects highlighting a passion for engineering, software development (in GitHub or other), and AI tools Expected Base Pay Range (USD) 155,900 - 230,770, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Design Engineer, Intern Applicants are expected to have a solid experience in handling Intern related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Sr Benefits Operations Specialist – Americas Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Applications Engineering - Network Validation Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Digital IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Switch Architect Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
IT SOX Compliance Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, RTL ASIC Design Applicants are expected to have a solid experience in handling RTL ASIC Design related tasks
Director for Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Systems Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
PHY Digital Lead Applicants are expected to have a solid experience in handling Job related tasks
Sr. Principal Photonics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Software & AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Optical Transceiver Validation Engineer Intern- Ph. D Degree Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Senior Staff Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks