Staff Analog Layout Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Staff Analog Layout Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Staff Analog Layout Engineer
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:
Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As an Analog Layout Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects. What You Can Expect Independently develop complex analog mixed-signal, and custom layouts using industry-standard tools (Cadence Virtuoso, Mentor, etc.) across deep sub-micron, FinFET , and emerging GAA technologies. M entor junior layout engineers, review their work, and provide guidance on best practices, layout optimization, and design rule compliance. Collaborate closely with circuit design engineers to understand schematic intent and translate it into efficient, high-performance layouts. Drive full Physical Verifications closure by analyzing and resolving DRC, LVS, ERC, ANT violations. Perform EMIR simulations, identify IR drop and electromigration issues, and implement layout fixes to meet reliability targets. Lead layout reviews and contribute to internal knowledge-sharing and process enhancement initiatives. Take ownership of layout blocks from planning through tape-out, ensuring quality, schedule adherence, and alignment with project goals. S tay updated with evolving process technologies, EDA tools, and layout methodologies. Develop and maintain automation scripts (Perl, Tcl , SKILL) to streamline layout tasks, improve productivity, and ensure consistency across projects.    What We're Looking For Education: BE/ B.Tech or MS/ M.Tech in E&C, EEE from the reputed institution. Minimum of 6-10 years of experience in High-Speed Analog/Custom layout development. Have fundamental understanding of electrical concepts, likely acquired through a degree in Electrical Engineering (graduate or undergraduate). Know how to use CAD tools to do the implementation layers, microelectronic layers in design that go beyond the schematics. Track record of delivering high-speed or precision analog circuits, preferably in multiple process nodes. Very Good understanding of the local layout effects in the lower technologies. Expertise in critical layout design techniques such as Matching, Signal flow, Clock Routing, Shielding, Resistance and capacitance reduction, Bias, and Power routing. Understanding of EMIR, Latch-up, ESD strategy, power planning. H ave ownership through the full development cycle: floorplan, layout, verification, delivery, and support. Assume more responsibility and ownership of tasks, from cells to functional blocks, to higher-level macros, to full interfaces or chips. H ave excellent communication skills to give status updates to your team, present to global teams in different time zones, and to share information with many different levels of personnel at Marvell.   Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-CP1

Other Ai Matches

Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Hardware Validation (Test Solutions) Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Staff Engineer, Hardware Design Applicants are expected to have a solid experience in handling Hardware Design related tasks
Senior Principal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Hyperscale Global Account Manager Applicants are expected to have a solid experience in handling Job related tasks
Hardware and Silicon Validation Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer- Analog Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA/Firmware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Senior Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Senior Design Verification engineer Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Design Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Hardware Design Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Wuhan_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks