Director for Design Verification job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: Job Director for Design Verification position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Director for Design Verification
Experience: 20-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc. What You Can Expect • Lead DV, emulation and post silicon validation execution with zero defect mindset on large ASIC programs. • Define DV, emulation and post silicon validation scope. • Define execution timelines working closely with stakeholders. • Set goals, monitor schedules, and take steps to keep the execution on track. • Define DV methodology and verification strategies. • Drive definition and implementation of DV TB architectures. • Collaborate with Architecture, Design, DFT, PD, FW and system teams for successful product execution. • Lead tool evaluation and selection. • Drive continuous productivity improvements through incremental and forklift changes. • Monitoring industry DV trends and adapting to key trends. • Hire, build and retain high performance engineering team. • Address continuous training and development needs of the team. What We're Looking For • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 20+ years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 15+ years of experience. • Strong understanding of ASIC development process. • Proven record as Verification Lead on Complex ASIC SOCs. • Demonstrated track record of delivering high quality ASICs. • Good understanding of SoC architecture, processor cores, memory, and peripheral interfaces. • Strong understanding of Modern Verification Methodology, UVM and System Verilog. • Excellent communication, interpersonal and presentation skills. • Strong cross-functional leadership skills. • Highly motivated, self-driven and curiosity to learn new technologies. Expected Base Pay Range (USD) 180,670 - 270,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Manager, AMS Layout Applicants are expected to have a solid experience in handling AMS Layout related tasks
Test Engineer Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Supply Chain Analyst Applicants are expected to have a solid experience in handling Job related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Technical Director, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Principal Engineer, Product Security - Silicon Compute & Connectivity Devices Applicants are expected to have a solid experience in handling Product Security - Silicon Compute & Connectivity Devices related tasks
Applied Machine Learning Scientist Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Intern Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Design Verification, Senior Staff Engineer Applicants are expected to have a solid experience in handling Senior Staff Engineer related tasks
AMS Verification Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Staff Engineer Applicants are expected to have a solid experience in handling Staff Engineer related tasks
SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging SI/PI Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Optical Packaging Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Digital Design Engineer – Wireline PHYs Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks