Hardware Validation Intern job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Hardware Validation Intern
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Ho Chi Minh, Vietnam
loacation Ho Chi Minh....Vietnam

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Marvell Technology, Inc. is a data infrastructure semiconductor solutions provider. The Company is principally engaged in delivering the data infrastructure technology that connects the world. The Company moves, stores, processes and secures data with semiconductor solutions designed for its customer needs. The Company is engaged in providing high-speed analog and mixed signal semiconductor solutions and optical interconnects for communication infrastructure in long-haul, metro, datacenter for cloud markets. We address the bandwidth, capacity and power issues faced by cloud computing, mega data center from 10Gig to multi-hundred-Gig (>100G) network environments. By leveraging our core competencies in advanced analog circuit design, advanced DSP (Digital Signal Processing), advanced packaging and process technologies, the company’s products being first to market in many of key areas, including opto-electronics and DSP based transceivers providing most advanced chips and subsystems solutions to address today’s and future’s multi-100Gig interconnect requirements for the ever-increasing demand of higher data rates. This is more than a typical internship—it’s a launchpad of your career as you are expected to not only learn and develop your technical competencies, but also integrate into Marvell's core behaviors and working culture that drives innovation and leading innovation in the industry. You’ll gain hands-on experience, receive mentorship from industry leaders, and contribute to real projects that drive Marvell’s product and R&D roadmap. What You Can Expect Execute specific tests and validation activities on available test plans for Board/Chip level silicon validation/characterization on Marvell’s internal IPs such as High-Speed SerDes, PLL, ADC, CTLE, etc. Responsibility to verify the working environment, implement test bench automation under guideline from validation lead, execute automatic data collection both using standard bench equipment and customized toolsets. Working with validation lead to execute and drive validation activities. Develop device controlling SW (knowledge of Python, C++, Matlab, Excel VBA is a plus). Perform data analysis and silicon test report routines. Why This Internship Matters This internship will give you: Real project experience in one of the world’s leading chip design environments Exposure to Marvell’s core technologies, toolchains, and product workflows A mentorship path that could evolve into a full-time role or thesis opportunity Your Path Forward Many of our interns go on to become key contributors and technical leaders within Marvell. If you’re dreaming of a career that contributes to the significant growth of AI Accelerate Infrastructure—this is where you start. What We're Looking For Students (minimum is 3rd year) or recent graduate in 2026 enrolled in Electrical engineering, Electronics and Communication engineering, Computer Science, Math, Physics, or related fields. Knowledge in analog/digital circuit and data communication system. Programing skills in Python (preferable) or C/C++ Analytical skills, logical thinking. Good communication skills in English. Dedicated and committed to creative problem solving and getting things done. Knowledge of lab instruments like DSO, SSA, VNA… (Nice to have) Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-HP1

Other Ai Matches

Solutions Architecture Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Analog Modeling/Verification Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Design, Mixed-Signal Design Applicants are expected to have a solid experience in handling Mixed-Signal Design related tasks
Principle Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Optical Systems Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging, SI/PI Principal Engineer Applicants are expected to have a solid experience in handling SI/PI Principal Engineer related tasks
Foundry Procurement Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Hardware Validation Intern Applicants are expected to have a solid experience in handling Job related tasks
Director of Design Verification Applicants are expected to have a solid experience in handling Job related tasks
Senior Kinaxis Solution Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Test Engineer Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Hardware Design Applicants are expected to have a solid experience in handling Hardware Design related tasks
Principal/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Platform Development Engineer (Switch, SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) Applicants are expected to have a solid experience in handling SAI, NOS/SDK, Routing/Tunneling/Overlay protocols, L2/L3 Development, C, Linux Kernel, DPDK) related tasks
Analog IC Design, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Software Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff Failure Analysis Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director Product Management - IP Customer Offering / Custom Silicon/Semiconductor Solutions Applicants are expected to have a solid experience in handling Job related tasks