Director, SOC Design job opportunity at Marvell Technology, Inc..

Home Jobs In United States Of America Tag: SOC Design Director, SOC Design position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Director, SOC Design
Experience: 15-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

SOC Design

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Custom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex System-on-Chip (SOCs), from architecture and design all the way through layout, packaging, prototype validation and production ramp up. The SOC Design team is a critical part of this group, responsible for building the most complex SOCs, integrating both internal and external IPs and driving a high quality design tape-out for the CCS products. As part of SOC Design leadership, you will play a key role in building complex multi-chiplet SOCs for CCS product portfolio. What You Can Expect Lead and mentor a strong SOC design team across multiple geographies Work closely with various stakeholders to architect and design high quality SOC designs Lead the SOC design team by being hands-on with RTL coding, IP integration flows and drive quality and methodology improvements Define, track and drive project execution timelines and milestones working closely with various stakeholders and program management for successful product execution Define the system architecture, micro-architecture and register specification for highly complex SoCs and participate in specification writeup Work with the physical design teams, providing guidance and support in floorplanning, power analysis, synthesis and timing signoff through reviews and design changes Work with the verification team on pre-silicon verification tasks such as reviewing the verification test plans, coverage analysis, full-chip simulation and emulation, performance and power analysis and debug Work with third party vendors to define customization requirements of third party IPs (controller, PHY, etc.) Conduct detailed performance, architectural and design requirement reviews with cross-functional teams, IP Vendors and customers Recruit, retain, and develop top engineering talent What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience or equivalent professional experience in lieu of a formal degree 10+ years of experience in design engineering with focus on SOC design, integration and verification Proven track record of managing technical teams and leading cross-functional teams across multiple geographies Extensive and deep knowledge of SOC design components and interconnects, including clock, reset, design-for-test and design-for-debug features, IP integration and boot and security requirements Hands on experience with RTL Coding and methodologies, IP integration flows, design quality tools Working knowledge in one or more of the following: Processor architecture, IO protocols (PCIe, CXL, Ethernet) and memory technologies interfaces (DDR, HBM) Cross domain knowledge to resolve SOC issues with design, DFT, Synthesis, Physical design, STA team Strong experience in coding in scripting languages like Perl, Python, Tcl & UNIX Shell etc. Strong understanding of product development cycle of large SOCs through multiple successful product tape-outs Expected Base Pay Range (USD) 180,670 - 270,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1

Other Ai Matches

Validation Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks
Global Program Manager L&D Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Senior to Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Suzhou_Staff Sofware/Firmware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
SYN/STA Engineering Intern (Optical PHY) Applicants are expected to have a solid experience in handling Job related tasks
Global Compensation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Mixed-Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Demand Planner Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Software Developer Engineer in Test Applicants are expected to have a solid experience in handling Job related tasks
Principal Technical IP Engineer - Manage 3rd Party IP Integration - DDR/LPDDR/GDDR/HBM/eMMC memory Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern (AMS COMPHY) Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Engineer Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog IC Design, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Analog Layout Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Demand Planning Analyst Intern - Bachelor's Degree Applicants are expected to have a solid experience in handling Job related tasks