Optical Engineer, Senior Staff job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. Optical Engineer, Senior Staff
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Senior Staff

Copy Link Report
degreeOND
loacation Santa Clara, CA, United States Of America
loacation Santa Clara, C..........United States Of America

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Optics team builds highly integrated component platforms with high speed Silicon photonics, transmit and receive amplifiers, controller ASIC’s with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The team is responsible for design, verification, and validation of these integrated high speed optical components. The team performs system level testing under various operating conditions, and validates the performance of the hardware, firmware and control loops. An engineer in this team will be involved in a full product lifecycle and will carry new products from inception all the way to NPI. What You Can Expect In this role you will be part of a development team that is responsible for all aspects of engineering design, process development, and productization for Marvell’s optics DCI product line. Contribute to optical components development for next generation of product. Implement creative design solutions to accelerate design and tapeout of photonics products. Collaborate closely with CAD and foundry process teams working on the development and support of next generation photonics design flow and design automation. Collaborate with cross-functional teams consisting of Digital and Analog Circuit designers, Signal/Power Integrity, and substrate layout, and system design team. Responsibility changes from time to time depending on the priority of the team and products. The person is expected to catch up with the new responsibility quickly and execute. What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5+ years of related professional experience. OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3+ years of experience. 3+ years of Photonics component or Photonic integrated circuits experience. A strong understanding of silicon photonics, semiconductor physics, optical component design, fabrication and test. Direct experience in the standard Si/CMOS/MEMS process technologies required for fabrication and integration of electrical and optical devices. Experience of 2.5/3D integration in optical platform. A proven record in at least one of the following areas: semiconductor optical devices such as high speed photodetectors, high speed modulators and other integrated waveguide devices. Use of optical and electronic modeling and simulation software to design electro-optical devices, and generate GDS level mask data for device fabrication. High speed simulation experience is a plus. Ability to work with a large body of data and the necessary statistical analysis tools, and the ability to present the data and ideas to a diverse audience. Effective communication and presentation Team player. Expected to work with cross-functional team. Expected Base Pay Range (USD) 130,740 - 195,800, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements   Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TM1

Other Ai Matches

Customer Quality Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior/Staff Engineer, DFT Engineering Applicants are expected to have a solid experience in handling DFT Engineering related tasks
Senior Staff Analog Layout Engineer Applicants are expected to have a solid experience in handling Job related tasks
Shanghai_Staff Optical Module Hardware Engineer, FAE Applicants are expected to have a solid experience in handling FAE related tasks
Design Verification Senior Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Emulation Intern Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal DSP Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Validation Engineer Junior/Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Sr Principal Engineer- Embedded Firmware Dev(NVMe/Security protocols) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Analog Engineer Intern - PhD Applicants are expected to have a solid experience in handling Job related tasks
Principal Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer-Analog Circuit Design Applicants are expected to have a solid experience in handling Job related tasks
IT SOX Compliance Manager Applicants are expected to have a solid experience in handling Job related tasks
Digital IC Principal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff ASIC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - Analog IC Design Applicants are expected to have a solid experience in handling Job related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks