SEV Validation Senior Staff Engineer job opportunity at Marvell Technology, Inc..



bot
Marvell Technology, Inc. SEV Validation Senior Staff Engineer
Experience: 20-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Yokneam, Israel
loacation Yokneam....Israel

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact We are looking for a System Level Electrical Validation Engineer and Tech Lead to be a key member of the validation team in our Switching Group, you will develop, implement, and analyze the execution and results of the silicon/system validation as done on a system engineered to be as similar as possible to an actual system environment. What You Can Expect Bachelor’s/ Master’s degree in Electrical Engineering, Computer Science or related fields. 5-20 years of related professional experience in silicon/system electrical validation. Design and build scalable validation test infrastructure, including hardware setups, software frameworks, and automation tools. Experience with scripting skills in one or more scripting/programming languages, Python is advantage. Experience with high speed I/O ( SerDes ) post silicon validation is advantage. Understanding of L1/L2 Ethernet layers and standards is advantage. Strong analytical and system level problem - debugging/solving skills and with lab experience. Hand-on test and validation experience of analog/digital & signal/power integrity using lab equipment such as: high speed oscilloscopes, BERT analyzer, TDR/VNA, etc. Advantages: Experience in definition and implementation a validation automation test infrastructure from the definition phase , requirements till the implementation. Capable of implementing hardware test automation. What We're Looking For • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience. • Strong understanding of high-speed SERDES, equalization technique and PCIe protocols. • 5+ years experience with High Speed IO testing, debugging and validation • Strong lab skills with hands on experience, in system bring up, system testing and debug. • In-depth working knowledge of test equipment used for SERDES characterization (Scope, BERT, Network analyzer, etc.). • Strong analytical, problem-solving and communication skills Preferred/Plus: • Working knowledge of PCIe interface and characterization. • Working knowledge and experience on Ethernet and/or SAS/SATA SERDES is a definite plus. • Extensive knowledge of the physical and protocol levels (PIPE I/F, PCS, MAC) of one or more common high-speed interfaces is an asset. • Working knowledge of board design; able to read board schematics and board layout. • Knowledge in SERDES modeling techniques Working experience with Perl or Python Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-AO1

Other Ai Matches

Embedded Software Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Sr. Staff Optical Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Optical Modeling Architect Applicants are expected to have a solid experience in handling Job related tasks
Software/Firmware Engineer (Senior Staff/Principal) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Systems Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks