Senior Staff to Principal Verification Engineer job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Senior Staff to Principal Verification Engineer position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Senior Staff to Principal Verification Engineer
Experience: 16-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Pune, India
loacation Pune....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact The Data Centre Engineering Group develops Custom Silicon products tailored for the Data Centre market, focusing on cutting-edge Accelerated Infrastructure solutions for Networking, Switching, Connectivity, and Compute. The team works on high-performance and scalable architectures, ensuring optimized performance, power efficiency, and reliability to meet evolving data center demands. By collaborating across multiple teams, the group delivers best-in-class silicon solutions that drive innovation in next-generation data center applications. What You Can Expect Develop and maintain verification plans in alignment with architectural and design requirements. Architect and implement advanced simulation test benches to validate DUT functionality. Design and execute both directed and constrained-random test scenarios. Collect, analyze, and improve code and functional coverage metrics. Perform root-cause analysis and debug failures in simulation, DUT, or test cases. Utilize UVM or equivalent methodologies for system-level verification. Collaborate with hardware and firmware teams to ensure cohesive integration and debugging. Participate in continuous improvement of verification processes, tools, and methodologies What We're Looking For Bachelor’s or master’s degree in computer science, Electrical Engineering with 8-16 years of experience in Digital Pre-Silicon Verification. Strong proficiency in SystemVerilog and HDL languages.Hands-on experience with UVM or other industry-standard verification methodologies. Experience in Subsystem and SoC verification Ability to write and interpret architectural/design specifications and verification requirements. Experience in writing verification test plans. Proficiency in developing complex simulation test benches. Ability to implement directed and constrained-random test cases. Experience with functional and code coverage collection, analysis, and closure. Strong debugging skills for simulation issues, test cases, tools, and DUT (Device Under Test). Familiarity with ARM M series Processors and assembly language. Proficiency in scripting languages such as Perl, Shell, and Python. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-CP1

Other Ai Matches

Embedded Software Intern Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Senior Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Principal Embedded Firmware Software Engineer - Networking PAM4 DSP/data center/AI connectivity Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Design Verification Intern (CCS) Applicants are expected to have a solid experience in handling Job related tasks
Application Engineer Intern - Master's Degree (RDSS 2026) Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Engineer - Design For Test (DFT) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Staff Engineer, Analog Layout Applicants are expected to have a solid experience in handling Analog Layout related tasks
Sr. Staff Optical Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Principal Optical Modeling Architect Applicants are expected to have a solid experience in handling Job related tasks
Software/Firmware Engineer (Senior Staff/Principal) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Analog Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Third Party Risk and Policy Management Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Director Systems Architect Applicants are expected to have a solid experience in handling Job related tasks
Principal Mixed Signal Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Principal CAD Engineer Applicants are expected to have a solid experience in handling Job related tasks