Principal Engineer - Memory Compiler Tiler/CAD job opportunity at Marvell Technology, Inc..

Home Jobs In India Tag: Job Principal Engineer - Memory Compiler Tiler/CAD position at Marvell Technology, Inc.


bot
Marvell Technology, Inc. Principal Engineer - Memory Compiler Tiler/CAD
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Bangalore, India
loacation Bangalore....India

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.  At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.  Your Team, Your Impact Principal Engineer - Tiler/CAD Work across memory compilers, tiling, and Computer-Aided Design (CAD) to provide technical leadership and architectural vision across an organization. This role involves defining strategy, optimizing performance, power, and area (PPA) for advanced semiconductor designs, and managing complex engineering teams and flows. What You Can Expect Essential Skills & Qualifications Technical:  Custom memory circuit design (sense amps, periphery), analog/digital CMOS, semiconductor physics, DFT, Verilog/VHDL, scripting (Perl/Python/TCL). Tools:  Cadence Virtuoso, Synopsys tools (Design Compiler, PrimeTime), HSPICE, Spectre, solido. Experience:  Deep sub-micron nodes (7nm/5nm/3nm), compiler IP development, foundry PDKs, memory characterization. Education:  BSEE or related technical degree (MSEE often preferred).  Role Significance Strategic Impact:  Influences cross-team strategy and technical direction, beyond just project leadership. What We're Looking For Key Responsibilities Architect & Design:  Develop high-performance, low-power memory IP (SRAM, Register Files) and compiler architectures. Expect the individual to be innovative to innovate on new circuit ideas and architectures. Expect the individual to have done and lead development of all kinds of memory compilers such as 1R1W, SRAM, 2R2W, ROM etc… Expect the individual to be well versed in all aspects of memory compiler design such as circuit design of all sub blocks of memories, critical path, block wise design validation of all blocks (Sense, bitcell, Rowdec, level shifter etc..), Memory level design validation such as self time analysis, Montecarlo analysis, race check analysis etc… Expect the individual to be also aware of characterization methodology and process. Expect the individual to be well aware of all deliverables of memory compiler. PPA Optimization:  Drive design methodologies for power, performance, and area targets, Push the designs to achieve the maximum PPA targets. Leading Edge Process-Design co-optimization for Robust design:  Expect the individual to have worked on leading edge nodes like 2nm, 3nm etc… and on GAE, Finfet & planar. Expect the individual to understand all the process complexities and build robust compilers Automation:  Enhance compiler flows, generators, and design libraries using scripting (Python, TCL). Mentorship:  Guide junior engineers in circuit design and best practices. Collaboration:  Work across teams (logic, architecture, layout, characterization, test) and with foundries/vendors. Technical Leadership:  Define technical direction, review designs, and ensure tape-out readiness.  Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity  To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-RV1

Other Ai Matches

Senior Principal Analog Mixed Signal IC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Staff Phy Embedded Device Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Development, Signal Integrity and Power Integrity Engineer, Staff Applicants are expected to have a solid experience in handling Signal Integrity and Power Integrity Engineer, Staff related tasks
Senior Principal Technical Program Manager - AI Custom Silicon Solutions Applicants are expected to have a solid experience in handling Job related tasks
Optical Engineer, Senior Staff Applicants are expected to have a solid experience in handling Senior Staff related tasks
Regional IT Service Delivery Engineer (Staff Professional) Applicants are expected to have a solid experience in handling Job related tasks
Senior Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Senior Staff Manager, Analog IC Design Applicants are expected to have a solid experience in handling Analog IC Design related tasks
Field Application Engineering, Principal Engineer Applicants are expected to have a solid experience in handling Principal Engineer related tasks
Director Analyst Relations Applicants are expected to have a solid experience in handling Job related tasks
Sr. Staff Analog Mixed-Signal Design Engineer - RF/TIA/SiGe/CMOS Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Operations/Cloud Business Manager Applicants are expected to have a solid experience in handling Job related tasks
Sr Staff Design Verification Engineer (DDR/LPDDR/HBM) Applicants are expected to have a solid experience in handling Job related tasks
Analog/Mixed-Signal IC & AI Systems R&D Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Engineering IP Program Manager, Sr. Principal Applicants are expected to have a solid experience in handling Sr. Principal related tasks
Architecture Validation (L2, L3, Python automation, Device modeling) Applicants are expected to have a solid experience in handling L3, Python automation, Device modeling) related tasks
Principal Engineer, Design Verification Applicants are expected to have a solid experience in handling Design Verification related tasks
Senior Staff Engineer - RTL ASIC Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Intern - Master's Degree Applicants are expected to have a solid experience in handling Job related tasks
Memory Layout Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff Engineer - SerDes Digital Design Applicants are expected to have a solid experience in handling Job related tasks