Senior Design Engineer job opportunity at Altera Corporation.



bot
Altera Corporation Senior Design Engineer
Experience: 7-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Penang 15, Penang, Malaysia, Malaysia
loacation Penang 15, Pen..........Malaysia

Job Details: Job Description: Part of the global PCIe/CXL Center of Excellent (CoE) team, developing the latest & state of the art PCIe/CXL solution for next generation FPGA in the latest process technology node.   Develops logic/RTL design and simulation for IP/SoC design & integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.   Participates in the definition of PCIe/CXL architecture and microarchitecture features of the block being designed. Works with IP providers to integrate and validate IPs at the SoC level.   Power lead for PCIe subsystem, working with various PD owners on timing convergence for PCIe subsystem. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Performs quality checks in various logic design aspects ranging from RTL to timing/power convergence. Drives quality assurance compliance for smooth IP/SoC handoff. Qualifications: Bachelor’s Degree in electrical/computer engineering or related field and 7+ years of experience Or a Master’s Degree in electrical/computer engineering or related field and 6+ years of experience. Experience in micro-architecture (clocking, reset, power, etc) definition & debug. Good knowledge of PCIe/CXL or high-speed serial interface protocol, such as USB or Ethernet. 5+ years of RTL coding and/or IP integration experience into SoC design. Experience in design related tools such as LINT, CDC, PT-STA, Fishtail, Power UPF etc & design concept such as data flow, algorithm state machine, finite state machines, and timing charts. Knowledge on FPGA background would be a plus. Highly motivated individual, team player with good communication skill. Job Type: Regular Shift: Shift 1 (Malaysia) Primary Location: Penang 15 Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Director, Global Treasury Applicants are expected to have a solid experience in handling Global Treasury related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Intern Admin Applicants are expected to have a solid experience in handling Job related tasks
Sales Service Representative Applicants are expected to have a solid experience in handling Job related tasks
Aerospace, Defense & Government (ADG) Environmental Qualification Specialist Applicants are expected to have a solid experience in handling Defense & Government (ADG) Environmental Qualification Specialist related tasks
Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineer (Power Technical Lead) Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
Cost Management Product Owner Applicants are expected to have a solid experience in handling Job related tasks
Salesforce DevOps and QA Automation Lead Applicants are expected to have a solid experience in handling Job related tasks
Technical Accounting Manager Applicants are expected to have a solid experience in handling Job related tasks
Program Manager – Global Trade Operations Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
FGPA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
IT Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Executive Admin Assistant Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Applications Engineer (FAE) Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks