SoC Logic Design Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job SoC Logic Design Engineer position at Altera Corporation


bot
Altera Corporation SoC Logic Design Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Austin, Texas, United States, United States Of America
loacation Austin, Texas,..........United States Of America

Job Details: Job Description: About Altera: Accelerating Innovators — Altera provides leadership programmable solutions that are easy to use and deploy, across the cloud to the edge, enabling limitless possibilities for AI. Our broad portfolio includes FPGAs, SoCs, CPLDs, IP, development tools, system-on-modules, SmartNICs and IPUs, offering the flexibility to accelerate innovation.    Our innovation in programmable logic began in 1983. Since then we’ve delivered the tools and technologies that empower customers to innovate, differentiate, and succeed in their markets.    Join us on our journey to becoming the world’s #1 FPGA company! About the Role: Altera is seeking an experienced SoC Logic Design Engineer to develop and integrate logic design, register transfer level (RTL) coding, and simulation for complex SoC designs. This role involves working on integrating IP blocks and subsystems into a full-chip SoC or discrete component design, while ensuring the highest quality standards in logic design, power, performance, and area optimization. Key Responsibilities: Develop RTL designs for SoC integration, ensuring efficient and optimized logic implementation. Participate in defining architecture and microarchitecture features of designated blocks. Conduct thorough quality checks across various aspects of logic design, including RTL validation, timing, and power convergence. Apply advanced strategies, tools, and methods to optimize RTL for power, performance, area, and timing goals. Ensure verification plan and implementation correctly validate design features. Identify and resolve RTL issues to maintain design integrity and compliance with security best practices. Work closely with IP providers to integrate and validate IPs at the SoC level. Ensure smooth IP-SoC handoff through rigorous quality assurance compliance. Salary Range Our compensation reflects the cost of labor within the US market. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $181,100K - $289,300K USD Qualifications: Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field. Minimum 7 years of experience in integrating ARM advanced cores and related ARM IP. Strong expertise in coherent interconnect design and integration. Proven experience as an SoC integrator, handling complex SoC-level integration tasks. Demonstrated experience as a lead micro-architect in SoC design. Knowledge of Design for Test (DFT), physical design, and verification methodologies. Proficiency in static timing analysis and optimization. Strong understanding of security best practices in hardware design. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: Austin, Texas, United States Additional Locations: San Jose, California, United States Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
FPGA (High Level Design) Software Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
SIPD Team Leader – Signal Integrity & Power Delivery Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Record to Report Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Security Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics & Manufacturing Architect Applicants are expected to have a solid experience in handling Job related tasks
VP, SerDes Validation and Applications Applicants are expected to have a solid experience in handling SerDes Validation and Applications related tasks
Senior Oracle Fusion Business Analyst - Invoice to Pay Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Integration/Signoff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Sales Engineer Applicants are expected to have a solid experience in handling Job related tasks
Custom Design Methodology and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Federal Program Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle EPM Architect / Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
FGPA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Planning Analyst Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Planning Tools Developer (Director) Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks