IP verification Engineer job opportunity at Altera Corporation.



bot
Altera Corporation IP verification Engineer
Experience: 5-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation Bengaluru, Karnataka, India, India
loacation Bengaluru, Kar..........India

Job Details: Job Description: Designs, develops, validates, and/or debugs software abstractions and frameworks for acceleration with FPGAs to support embedded, data center, and communication clients. Key Responsibilities Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans. Develop robust, reusable, and constrained-random verification environments using   SystemVerilog   and   UVM (Universal Verification Methodology) . Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs. Develop verification components, including drivers, monitors, scoreboards, and checkers. Utilize   SystemVerilog Assertions (SVA)   and formal verification methods to enhance bug detection and verify complex properties. Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures. Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure. Develop automation scripts and infrastructure using languages like   Python   or   Perl   to improve verification efficiency and flows. Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback. Qualifications: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. 5+ years of experience in ASIC or FPGA design verification. Expertise in Hardware Description Languages (HDL) like   Verilog   or VHDL and Hardware Verification Languages (HVL) such as   SystemVerilog . Strong hands-on experience in developing UVM-based testbenches and verification components. Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV). Familiarity with industry-standard protocols such as   AMBA (AXI, ACE, CHI, APB) , PCIe, or Ethernet is a plus. Experience with simulation and debug tools (e.g.,   Synopsys VCS , Cadence Xcelium, Mentor Questa) . Strong scripting skills in   Python ,   Perl , or Tcl for automation and data analysis. Excellent analytical, problem-solving, and debugging skills. Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment. Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Silicon Validation and Tool Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Pricing Manager - Penang Applicants are expected to have a solid experience in handling Job related tasks
AI Engineer for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
FPGA IP Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineering Sr Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Invoice to Cash Applicants are expected to have a solid experience in handling Job related tasks
IP verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Sales Engineer Applicants are expected to have a solid experience in handling Job related tasks
Cost Management Product Owner Applicants are expected to have a solid experience in handling Job related tasks
Cloud Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Boomi Integration Analyst Applicants are expected to have a solid experience in handling Job related tasks
Physical Verification Design Methodology and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Compiler Timing Engine Software Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing/STA/Clocking Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Business Analyst - Record to Report Applicants are expected to have a solid experience in handling Job related tasks
Timing Engineer/Lead Applicants are expected to have a solid experience in handling Job related tasks
High Level Synthesis Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
RTL Design Lead Hardware Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Applications Engineer (FAE) Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks