FPGA Development Tools Engineer job opportunity at Altera Corporation.

Home Jobs In Canada Tag: Job FPGA Development Tools Engineer position at Altera Corporation


bot
Altera Corporation FPGA Development Tools Engineer
Experience: 3-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Ontario, Canada, Canada
loacation Toronto, Ontar..........Canada

Job Details: Job Description: About Us: Altera is at the forefront of programmable logic and hardware acceleration. Our mission is to empower developers and system architects to rapidly design and deploy cutting-edge solutions using advanced FPGA and SoC technologies. The High Level Synthesis (HLS) team at Altera specializes in creating sophisticated tools and compiler technologies that translate high-level programming languages into efficient hardware implementations. Join us and help shape the future of HLS, enabling faster innovation in fields such as AI, cloud computing, and embedded systems. Responsibilities: Assist in the development and maintenance of HLS compiler infrastructure. Support the implementation of compiler passes and code transformations to optimize high-level code for hardware synthesis. Analyze and improve compilation flow from C/C++ to hardware description languages. Research in cutting edge compiler technology for AI computation workload Help integrate and test new features in HLS compilers, focusing on performance and resource optimization. Participate in debugging and validating compiler outputs. Document work and contribute to internal knowledge bases. What We Offer: Mentorship and hands-on training from experienced compiler and hardware engineers. Competitive salary and benefits. Flexible work arrangements (remote or on-site). Opportunities for professional growth and advancement. Supportive and innovative work environment. Our compensation is designed to reflect the Canadian labour market. The actual salary offered may vary based on several factors, including the position’s location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success. ​   Estimated Salary Range: $73,000 - $105,700 CAD ​   ​   We use artificial intelligence to screen, assess, or select applicants for the position. ​ This posting is for an existing vacancy. ​ Canadian work experience is not required for this role.   Qualifications: Minimum Qualifications Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, or related field with 3+ years of experience in the following skills: Academic or project experience with C/C++ programming. Familiarity with compiler concepts (parsing, code generation, optimization) through coursework or personal projects. Exposure to digital logic design fundamentals and hardware flows (FPGA/ASIC) Preferred Qualifications Eagerness to learn about HLS compilers and hardware synthesis. Good analytical, communication, and teamwork skills. Coursework or internship experience in compiler development or hardware synthesis. Familiarity with MLIR, LLVM, or Clang. Exposure to HLS tools (e.g., Xilinx Vivado HLS, Intel HLS). Basic understanding of hardware description languages (Verilog/VHDL). Experience with version control systems (e.g., Git). Job Type: Regular Shift: Shift 1 (Canada) Primary Location: Toronto, Ontario, Canada Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Sr. Manager, Web Experience and Digital Strategy Applicants are expected to have a solid experience in handling Web Experience and Digital Strategy related tasks
PLM QA-Test DevOps Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
Manager, Internal Sales Representatives Applicants are expected to have a solid experience in handling Internal Sales Representatives related tasks
Static Timing Analysis DA Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of Product Diagnostic Tools and Engineering Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Fabric Data Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr Boomi Integration Analyst Applicants are expected to have a solid experience in handling Job related tasks
Debug and Validation Tools Lead Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Integration/Signoff Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineer (Power Technical Lead) Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
Federal Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Penang FP&A Leader Applicants are expected to have a solid experience in handling Job related tasks
Communications Manager Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Enterprise PLM Architect - Sr. Staff Applicants are expected to have a solid experience in handling Job related tasks
Physical Verification Design Methodology and Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA (High Level Design) Software Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks