Product Development Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job Product Development Engineer position at Altera Corporation


bot
Altera Corporation Product Development Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: For decades, Altera has been at the forefront of programmable logic technology. Our commitment to innovation has empowered countless customers to create groundbreaking solutions that have transformed industries. Join us in our journey to becoming the world's #1 FPGA company! Altera is searching for a Product Development Engineer to join our Manufacturing Content Development Engineering Group! The Manufacturing Content Development Engineering Group is responsible for architecting, developing, validating and productizing high quality manufacturing test content for FPGAs to screen out any manufacturing defects and thus guaranteeing the highest quality of outgoing parts to customers. Other responsibilities of the Product Development Engineer include but are not limited to: Develop and implement DFT strategies for FPGAs, including scan insertion, BIST (Built-In Self-Test), and test compression techniques. Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently. Define and implement test plans, patterns, and fault models to ensure optimal test coverage and yield. Develop and maintain ATPG (Automatic Test Pattern Generation), MBIST, and other manufacturing test content flows and scripts. Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out. Analyze test results, debug silicon failures, and provide root cause analysis. Work with manufacturing and test teams to optimize test time, cost, and quality. Analyze early customer returns with emphasis on driving test hole closure activities. Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations. Stay updated with industry trends and emerging DFT/test technologies. Salary Range   The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences , trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $113,700 - $164,700 USD   We use artificial intelligence to screen, assess, or select applicants for the position.   Qualifications: Minimum Required Qualifications: BS/MS in Electrical Engineering, or equivalent (or other related Engineering degree) with 7+ years of industry experience in the following: Experience in IC design and IC test. Experience in DFT methodologies such as scan chains, Memory BIST, ATPG, boundary scan, test compression, IJTAG and JTAG networks Test development tools (e.g., TessentIJTAG, Tessent MemoryBIST, FastScan, Tessent Shell etc). Experience with RTL design, synthesis, and verification flows. Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement. Scripting skills in Python, Perl, TCL, or similar. Semiconductor manufacturing test processes. Digital and analog circuit fundamentals. Preferred Qualifications: Master's Degree in Electrical Engineering, or equivalent (or other related Engineering degree). Experience with Tessent MBIST flows for pattern development and knowledge of memory repair schemes and Memory algorithms is a plus. Post-silicon experience including pattern conversion, Automated Test Equipment (ATE) pattern bring-up and silicon characterization is a plus. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Oregon Hillsboro Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

EDA Tools & Flows Architect/Developer – AI-Powered Design Automation Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics & Manufacturing Architect Applicants are expected to have a solid experience in handling Job related tasks
Aerospace, Defense & Government (ADG) Environmental Qualification Specialist Applicants are expected to have a solid experience in handling Defense & Government (ADG) Environmental Qualification Specialist related tasks
Director of Accounting, Malaysia Accounting Operations Applicants are expected to have a solid experience in handling Malaysia Accounting Operations related tasks
Timing Engineer/Lead Applicants are expected to have a solid experience in handling Job related tasks
Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineer (Power Technical Lead) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of Product Diagnostic Tools and Engineering Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Silicon Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Security Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Executive Admin Assistant Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Virtualization & Cloud Platform Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks