High Level Synthesis Compiler Engineer job opportunity at Altera Corporation.

Home Jobs In Canada Tag: Job High Level Synthesis Compiler Engineer position at Altera Corporation


bot
Altera Corporation High Level Synthesis Compiler Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Toronto, Ontario, Canada, Canada
loacation Toronto, Ontar..........Canada

Job Details: Job Description: About Us Altera is at the forefront of hardware acceleration, building innovative solutions for next-generation systems. We are seeking a highly skilled Senior HLS Compiler Engineer to join our team. This role is critical in advancing our high-level synthesis (HLS) compiler stack. Responsibilities Lead the design, development, and optimization of HLS compiler infrastructure, focusing on MLIR and Clang. Architect and implement new compiler passes, analyses, and code transformations to improve synthesis quality and performance. Collaborate with hardware and software teams to define and implement new language features and optimizations. Mentor junior team members and drive best practices for high-quality, maintainable code. Contribute to open-source projects and stay current with advancements in the LLVM/MLIR/Clang ecosystems. Analyze and optimize the compilation flow from C/C++/SYCL to hardware description languages. Our compensation is designed to reflect the Canadian   labour   market. The actual salary offered may vary based on several factors, including the   position’s   location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success. ​     Estimated Salary Range: $ 139,000   – $201,250 CAD ​   ​   We use artificial intelligence to screen, assess, or select applicants for the position. ​   This posting is for an existing vacancy. ​   Canadian work experience is not   required   for this role.   Qualifications: Required Qualifications Bachelor’s, Master’s, or Ph.D. in Computer Science, Electrical Engineering, or related field. 5+ years of experience developing compilers, with a strong background in HLS flows. Extensive hands-on experience with MLIR and Clang/LLVM internals. Proficiency in C++ (modern standards), with a strong software engineering foundation. Deep understanding of compiler design, optimization techniques, and code generation. Demonstrated experience in HLS toolchains, especially the lowering of high-level languages to hardware. Experience with parallelism, pipelining, and hardware resource optimization in compilers. Preferred Qualifications Contributions to MLIR or Clang open-source projects. Experience with Verilog/VHDL or other hardware description languages. Knowledge of high-level hardware programming models (e.g., SYCL, OpenCL, CUDA). Familiarity with FPGA or ASIC design flows. Strong communication skills and experience working in cross-functional teams. Job Type: Regular Shift: Shift 1 (Canada) Primary Location: Toronto, Ontario, Canada Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

Sales Service Representative Applicants are expected to have a solid experience in handling Job related tasks
Analog Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Analyst/Manager, of Tax Provision and Compliance Applicants are expected to have a solid experience in handling of Tax Provision and Compliance related tasks
Silicon Design Engineering Sr Manager Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks
SoC Execution Lead Applicants are expected to have a solid experience in handling Job related tasks
Network Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Head of IT Engineering Infrastructure Applicants are expected to have a solid experience in handling Job related tasks
Enterprise Sr/Straff DevOps Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director of Post-Silicon Validation Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Tech Lead/Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Sales Engineer Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Planning Tools Developer (Director) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Embedded Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internship – FPGA Hardware Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
East Channel Field Applications Engineer (FAE) Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Design Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
PLM System Administrator and Business Analyst Applicants are expected to have a solid experience in handling Job related tasks