Physical Design Graduate Intern job opportunity at Altera Corporation.



bot
Altera Corporation Physical Design Graduate Intern
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation San Jose, California, United States, United States Of America
loacation San Jose, Cali..........United States Of America

Job Details: Job Description: Join Altera, a pioneer in programmable logic solutions, where innovation meets practicality. We empower system, semiconductor, and technology companies to differentiate and excel in their markets rapidly and cost-effectively. Our legacy of innovation is matched by our commitment to our clients, whom we serve through a robust distribution network and a dedicated sales force. Our portfolio spans programmable logic products, acceleration platforms, software, and IP, all designed to accelerate the pace of innovation.   As an Physical Design Intern , you will be responsible for helping implement Altera IPs such as PCIe, Ethernet, CXL and DR..   Key responsibilities on the PD team depending on project roles: Help in all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Utilizing scripting to run regressions & automate flows. Analyzing logs and reports to debug and recommend fixes. Interactions with local and remote teams.   What We Want to See Pursuing a University Degree (e.g. EE, CE, CS or related fields) Digital design skills (FPGA or ASIC), using Verilog/VHDL/System Verilog and related design flows Scripting knowledge (e.g. Python, Tcl) Thirst for learning and a good self-starter Loves working as part of a team, with excellent communication skills.   What We Value A mindset focused on engineering excellence  and continuous improvement . Passion for automation  and using AI to solve real-world problems. Initiative to observe, learn, and propose impactful solutions. Willingness to work in a lean and collaborative environment.  Salary Range   The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences , trainings , etc. We also offer incentive opportunities that reward employees based on individual and company performance.    $90,000 - $101,000 USD     We use artificial intelligence to screen, assess, or select applicants for the position.   Qualifications: Relevant experience can be obtained through schoolwork, classes and project work, internships, military training, and/or work experience.   Minimum Qualifications: The candidate must be pursuing a Master's degree or PhD in computer engineering, electrical engineering, engineering science, computer science, mathematics, or similar with the following: 3+ months of experience or coursework in one, or more, of the following: Digital Design, Physical Implementation, STA. This is a full time on-site internship extending for 12-15 months Job Type: Student / Intern (Fixed Term) Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Performance Power Validation Manager Applicants are expected to have a solid experience in handling Job related tasks
Internship – FPGA Software Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Product Owner - Channel Data Management Applicants are expected to have a solid experience in handling Job related tasks
SoC & FPGA Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior OSAT Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sales Service Representative Applicants are expected to have a solid experience in handling Job related tasks
Cloud Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent - FPGA Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director, Global Treasury Applicants are expected to have a solid experience in handling Global Treasury related tasks
Product Quality and Reliability Eng Manager Applicants are expected to have a solid experience in handling Job related tasks
FPGA Silicon Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director of Quality Management Systems/ADG Expert Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Embedded Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
PLM System Administrator and Business Analyst Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Field Applications Engineer (FAE) Applicants are expected to have a solid experience in handling Job related tasks
Senior Staff FPGA Compiler Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Engineer Applicants are expected to have a solid experience in handling Job related tasks
Virtualization & Cloud Platform Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of Product Diagnostic Tools and Engineering Applicants are expected to have a solid experience in handling Job related tasks
Senior Hardware/Software ML Inference IP and Compiler Developer Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Design Verification Engineering Lead/Manager Applicants are expected to have a solid experience in handling Job related tasks