SoC Design Verification Engineer job opportunity at Altera Corporation.

Home Jobs In United States Of America Tag: Job SoC Design Verification Engineer position at Altera Corporation


bot
Altera Corporation SoC Design Verification Engineer
Experience: 7-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Austin, Texas, United States, United States Of America
loacation Austin, Texas,..........United States Of America

Job Details: Job Description: Altera is one of the world's leading providers of programmable solutions. With a renewed focus on agility, software-first, and AI-driven solutions, Altera is shaping the future of computing by providing flexible technology, empowering innovators with scalable products, from high-performance to power- and cost-optimized devices for cloud, network, and edge applications. Join us in our journey to becoming the #1 FPGA provider in the world as we redefine the next era of programmable innovations! About the Team & About the Role The HPS Design Verification Team is responsible for validating the processor subsystem of Altera FPGA products. As a SoC Design Verification Engineer you will have the opportunity to; Perform functional logic verification of an integrated SoC to ensure design will meet specifications. Define and develop scalable and re-usable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications. Execute verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs. Replicate, root causes, and debugs issues in the pre-silicon environment. Find and implement corrective measures to resolve failing tests. Collaborate and communicate with SoC architects, micro-architects, full chip architects, RTL developers, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features. Document test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporate and execute security activities within test plans, including regression and debug tests, to ensure security coverage. Maintain and improve existing functional verification infrastructure and methodology. Absorb learning from post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages, and proliferates to future products. Salary Range Our compensation reflects the cost of labor within the US market. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $128.9k - $205.9k USD Qualifications: What We Want to See  7+ years of work experience in logical hardware design and verification. Must be fully knowledgeable of programming in SystemVerilog and UVM hardware descriptive languages. Must possess a background of unit or block ownership in a full hardware design life cycle. Bachelor’s degree in electrical engineering, computer engineering, computer science or similarly related fields. Ways to Stand Out from the Crowd 10+ years of work experience in logical hardware design and verification. A strong background in Design for Debug verification is strongly needed. Specifically, experience with ARM Coresight debugger verification will be valuable. Objected oriented programming in languages like C++, Java. Scripting in languages like Python, Perl and  Tcl is desired. A background in using AI techniques in design and verification is very much desired. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: Austin, Texas, United States Additional Locations: San Jose, California, United States Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Other Ai Matches

EDA Tools & Flows Architect/Developer – AI-Powered Design Automation Applicants are expected to have a solid experience in handling Job related tasks
Oracle Fusion ERP Logistics & Manufacturing Architect Applicants are expected to have a solid experience in handling Job related tasks
Aerospace, Defense & Government (ADG) Environmental Qualification Specialist Applicants are expected to have a solid experience in handling Defense & Government (ADG) Environmental Qualification Specialist related tasks
Director of Accounting, Malaysia Accounting Operations Applicants are expected to have a solid experience in handling Malaysia Accounting Operations related tasks
Timing Engineer/Lead Applicants are expected to have a solid experience in handling Job related tasks
Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of AI Engineering for Manufacturing/Quality Applicants are expected to have a solid experience in handling Job related tasks
Silicon Design Engineer (Power Technical Lead) Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Sr Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Static Timing Analysis (STA) Developer Applicants are expected to have a solid experience in handling Job related tasks
FPGA Development Tools Engineer Applicants are expected to have a solid experience in handling Job related tasks
Director of Product Diagnostic Tools and Engineering Applicants are expected to have a solid experience in handling Job related tasks
SOC/FPGA Silicon Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Embedded Security Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Internal Sales Representative Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
FPGA Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent - Applications Engineer Applicants are expected to have a solid experience in handling Job related tasks
Executive Admin Assistant Applicants are expected to have a solid experience in handling Job related tasks
Engineering/IT Specialist Applicants are expected to have a solid experience in handling Job related tasks
Virtualization & Cloud Platform Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director / Vice President of Software Engineering – Front-End Design Tools & AI Acceleration (EDA + Agentic AI) Applicants are expected to have a solid experience in handling Job related tasks