Package Design Engineer job opportunity at Celestial AI.

Home Jobs In United States Of America Tag: Design Engineer Package Design Engineer position at Celestial AI


bot
Celestial AI Package Design Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Design Engineer

Copy Link Report
degreeBachelor's (B.Sc.)
loacation Santa Clara California, United States Of America
loacation Santa Clara Ca..........United States Of America

Package Design: Lead Si/package/PCB/system co-design work collaborating with downstream system #design #teams and upstream ASIC designers to develop a portfolio of packages that meets a huge range of performance design points, while optimizing re-use in other Celestial AI #products. __ Scope all aspects of package design feasibility at #Silicon interposer and substrate level for multi-chip SiP packaging. __ Package Layout Expertise: Lead all aspects of package layout based on I/O, SI-PI and form factor requirements, including routing, design for reliability, thermal, #mechanical, manufacturability, bumping, substrate, #material selection, assembly, and support for testing. __ Meet specifications for high-speed interfaces such as HBM, DDR, PCIe and 56G/112G SerDes. __ 2.5D and 3D Package Design Planning and Execution: Plan and #execute Silicon interposer and RDL based design layout solutions for advanced packaging #architectures. __ Netlist management for heterogeneous chiplet assemblies using latest EDA solutions. __ Substrate Manufacturing and OSAT Assembly Engagement: Supporting activities related to production and assembly of IC packages with substrate suppliers and OSATs. __ Work with cross-functional #teams and support package integration and architecture efforts with #vendors. __ Actively participate in qualification of package and board level assembly with sensitivity to physics of failures for high thermo-mechanical reliability, driving appropriate test vehicle definition and design. __ Drive ideation and innovation of advanced package solutions and specifications with vendors to advance productization efforts by Celestial AI

Other Ai Matches

SoC DV Lead Applicants are expected to have a solid experience in handling Hardware Verification related tasks
Compiler Engineer (Backend) Applicants are expected to have a solid experience in handling Engineer related tasks
AMS Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
PIC Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
UVM Verification Engineer Applicants are expected to have a solid experience in handling Verification Engineer related tasks
SQA Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Silicon Photonics Process Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior Manager, ASIC Design Applicants are expected to have a solid experience in handling Design Manager related tasks
Optical Test Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Senior CAD Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Optical SerDes Validation Engineer Applicants are expected to have a solid experience in handling Validation Engineer related tasks
Test Engineer - ATE & SLT Applicants are expected to have a solid experience in handling Supervisor related tasks
SQA Manager Applicants are expected to have a solid experience in handling Quality Assurance related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Embedded Systems related tasks
Product Engineer – ATE, SLT & Optics Applicants are expected to have a solid experience in handling Engineering related tasks
Package Integration Engineer Applicants are expected to have a solid experience in handling Engineering related tasks
Technical Program Manager Applicants are expected to have a solid experience in handling Tech Manager related tasks
Photonics Chip Lead Applicants are expected to have a solid experience in handling Lead related tasks
Digital Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Package Design Engineer Applicants are expected to have a solid experience in handling Design Engineer related tasks
Senior Technical Recruiter Applicants are expected to have a solid experience in handling Technical Recruiter related tasks
Senior SoC Design Engineer Applicants are expected to have a solid experience in handling Engineering related tasks